{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,21]],"date-time":"2025-08-21T18:03:39Z","timestamp":1755799419315,"version":"3.44.0"},"reference-count":15,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,10]]},"DOI":"10.1109\/asicon47005.2019.8983610","type":"proceedings-article","created":{"date-parts":[[2020,2,7]],"date-time":"2020-02-07T01:04:26Z","timestamp":1581037466000},"page":"1-4","source":"Crossref","is-referenced-by-count":2,"title":["A Fast Signal Integrity Design Model of Printed Circuit Board based on Monte-Carlo Tree"],"prefix":"10.1109","author":[{"given":"Tingrui","family":"Zhang","sequence":"first","affiliation":[{"name":"University of Electronic Science and Technology of China,Chengdu,611731"}]},{"given":"Siyu","family":"Chen","sequence":"additional","affiliation":[{"name":"University of Electronic Science and Technology of China,Chengdu,611731"}]},{"given":"Shuwu","family":"Wei","sequence":"additional","affiliation":[{"name":"University of Electronic Science and Technology of China,Chengdu,611731"}]},{"given":"Jienan","family":"Chen","sequence":"additional","affiliation":[{"name":"University of Electronic Science and Technology of China,Chengdu,611731"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ESTC.2018.8546390"},{"key":"ref11","first-page":"5383","article-title":"The emc analysis and design of the pcb","author":"liu","year":"0","journal-title":"2011 Second International Conference on Mechanic Automation and Control Engineering"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IEEM.2007.4419177"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICTC.2018.8539639"},{"key":"ref14","first-page":"1957","volume":"60","author":"lu","year":"2018","journal-title":"High-speed channel modeling with machine learning methods for signal integrity analysis"},{"key":"ref15","first-page":"392","volume":"52","author":"fan","year":"2010","journal-title":"Signal integrity design for high-speed digital circuits Progress and directions"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/EDAPS.2015.7383672"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.23919\/ICEP.2019.8733515"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICIEA.2009.5138304"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ITAIC.2019.8785842"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/EWDTS.2013.6673213"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2013.6815548"},{"key":"ref2","first-page":"201","article-title":"Efficient symbolic sensitivity based parasiticinclusive optimization in layout aware analog circuit synthesis","author":"yang","year":"0","journal-title":"20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems (VLSID'07)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2015.7159607"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/EDAPS.2016.7893149"}],"event":{"name":"2019 IEEE 13th International Conference on ASIC (ASICON)","start":{"date-parts":[[2019,10,29]]},"location":"Chongqing, China","end":{"date-parts":[[2019,11,1]]}},"container-title":["2019 IEEE 13th International Conference on ASIC (ASICON)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8963812\/8983425\/08983610.pdf?arnumber=8983610","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,19]],"date-time":"2025-08-19T18:11:15Z","timestamp":1755627075000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8983610\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,10]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/asicon47005.2019.8983610","relation":{},"subject":[],"published":{"date-parts":[[2019,10]]}}}