{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,2]],"date-time":"2025-08-02T19:27:23Z","timestamp":1754162843278,"version":"3.41.2"},"reference-count":6,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,10]]},"DOI":"10.1109\/asicon47005.2019.8983617","type":"proceedings-article","created":{"date-parts":[[2020,2,7]],"date-time":"2020-02-07T01:04:26Z","timestamp":1581037466000},"page":"1-4","source":"Crossref","is-referenced-by-count":2,"title":["Power optimization for FPRM logic using approximate computing technique"],"prefix":"10.1109","author":[{"given":"Yichen","family":"Wang","sequence":"first","affiliation":[{"name":"Faculty of Electrical Engineering & Computer Science, Ningbo University,Ningbo,China,315211"}]},{"given":"Lunyao","family":"Wang","sequence":"additional","affiliation":[{"name":"Faculty of Electrical Engineering & Computer Science, Ningbo University,Ningbo,China,315211"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2897982"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2014.7001398"},{"key":"ref6","first-page":"1414","author":"wang","year":"2013","journal-title":"Probabilistic Modeling during Power Estimation for Mixed Polarity Reed-Muller Logic Circuits[C] Green Computing & Communications"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"2278","DOI":"10.1109\/TVLSI.2013.2290293","article-title":"Design of reversible synchronous sequential circuits using pseudo Reed-Muller expressions [J]","volume":"22","author":"mozammel","year":"2014","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ASICON.2015.7516961"},{"key":"ref1","first-page":"957","article-title":"Approximate logic synthesis for error tolerant applications[C]","author":"shin","year":"0","journal-title":"Design Automation & Test in Europe Conference & Exhibition (DATE)"}],"event":{"name":"2019 IEEE 13th International Conference on ASIC (ASICON)","start":{"date-parts":[[2019,10,29]]},"location":"Chongqing, China","end":{"date-parts":[[2019,11,1]]}},"container-title":["2019 IEEE 13th International Conference on ASIC (ASICON)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8963812\/8983425\/08983617.pdf?arnumber=8983617","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,30]],"date-time":"2025-07-30T18:45:22Z","timestamp":1753901122000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8983617\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,10]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/asicon47005.2019.8983617","relation":{},"subject":[],"published":{"date-parts":[[2019,10]]}}}