{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,20]],"date-time":"2025-10-20T18:44:40Z","timestamp":1760985880610,"version":"3.44.0"},"reference-count":45,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,10]]},"DOI":"10.1109\/asicon47005.2019.8983627","type":"proceedings-article","created":{"date-parts":[[2020,2,7]],"date-time":"2020-02-07T01:04:26Z","timestamp":1581037466000},"page":"1-4","source":"Crossref","is-referenced-by-count":7,"title":["Circuit Design Challenges in Computing-in-Memory for AI Edge Devices"],"prefix":"10.1109","author":[{"given":"Xin","family":"Si","sequence":"first","affiliation":[{"name":"University of Electronic Science and Technology of China,Sichuan,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cheng-Xin","family":"Xue","sequence":"additional","affiliation":[{"name":"National Tsing Hua University,Hsinchu,Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jian-Wei","family":"Su","sequence":"additional","affiliation":[{"name":"Industrial Technology Research Institute,Hsinchu,Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhixiao","family":"Zhang","sequence":"additional","affiliation":[{"name":"National Tsing Hua University,Hsinchu,Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sih-Han","family":"Li","sequence":"additional","affiliation":[{"name":"Industrial Technology Research Institute,Hsinchu,Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shyh-Shyuan","family":"Sheu","sequence":"additional","affiliation":[{"name":"Industrial Technology Research Institute,Hsinchu,Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Heng-Yuan","family":"Lee","sequence":"additional","affiliation":[{"name":"Industrial Technology Research Institute,Hsinchu,Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ping-Cheng","family":"Chen","sequence":"additional","affiliation":[{"name":"I Shou University,Kaohsiung City,Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Huaqiang","family":"Wu","sequence":"additional","affiliation":[{"name":"Tsinghua University,Beijing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"He","family":"Qian","sequence":"additional","affiliation":[{"name":"Tsinghua University,Beijing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Meng-Fan","family":"Chang","sequence":"additional","affiliation":[{"name":"National Tsing Hua University,Hsinchu,Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2701547"},{"key":"ref38","article-title":"A machine-learning Classifier Implemented in a Standard 6T SRAM Array","author":"verma","year":"2017","journal-title":"IEEE Journal of Solid-State Circuits (JSSC)"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7417944"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2602218"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2681458"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2700788"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310397"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746284"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310400"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268468"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746281"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2273835"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2015.2426531"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757457"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6177079"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2259713"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2230515"},{"volume":"10","journal-title":"ISSCC Trend ISSCC","year":"2019","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2012.240"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2015.29"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0092-2"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2648841"},{"key":"ref4","article-title":"Emerging Memory Based Circuits for Beyond von Neumann Applications: Nonvolatile-Logic and Computing-in-Memory","author":"dou","year":"0","journal-title":"International Conference on Solid State Devices and Materials (SSDM)"},{"key":"ref27","first-page":"76","article-title":"ReRAM-based 7T1R Nonvola-tile SRAM with 2x Reduction in Store Energy and 94x Reduction in Restore Energy for Frequent-Off Instant-On Applications","author":"lee","year":"0","journal-title":"Symposium on VLSI Circuits"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2017.7918287"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0059-3"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838430"},{"key":"ref5","first-page":"1","article-title":"Design of nonvolatile processors and applications","author":"su","year":"0","journal-title":"Proc IFIP Int Conf Very Large Scale Integr (VLSI-SoC)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7417943"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310394"},{"key":"ref2","first-page":"140","article-title":"Challenges of emerging memory and memristor based circuits: Nonvolatile logics, IoT security, deep learning and neuromorphic computing","author":"chang","year":"0","journal-title":"IEEE 12th International Conference on ASIC (ASICON)"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2014.7047138"},{"key":"ref1","article-title":"Nonvolatile Circuits for Memory, Logic, and Artificial Intelligence","author":"chang","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Tutorial"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310401"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2015.2426531"},{"key":"ref22","first-page":"260t","article-title":"A 462GOPs\/J RRAM-based nonvolatile intelligent processor for energy harvesting IoE sys-tem featuring nonvolatile logics and processing-in-memory","author":"su","year":"0","journal-title":"Symposium on VLSI Circuits"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2727528"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662395"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2017.2707664"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662392"},{"key":"ref23","first-page":"260c","article-title":"A 130nm FeRAM-Based Energy Harvesting Nonvolatile System-On-Chip with 5.2x Higher Performance & 26.9x Faster System Wakeup Using Adaptive Load Balance and Fast Peripheral Startup Schemes","author":"su","year":"0","journal-title":"Symposium on VLSI Circuits"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/ASICON.2011.6157181"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2010.5560286"},{"key":"ref43","first-page":"490","article-title":"A 42pJ\/Decision 3. 12TOPS\/W Robust In-Memory Machine Learning Classifier with On-Chip Training","author":"gonugondla","year":"2018","journal-title":"IEEE International Solid-State Circuits Conference (ISSCC) Dig Tech Papers"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2017.2716338"}],"event":{"name":"2019 IEEE 13th International Conference on ASIC (ASICON)","start":{"date-parts":[[2019,10,29]]},"location":"Chongqing, China","end":{"date-parts":[[2019,11,1]]}},"container-title":["2019 IEEE 13th International Conference on ASIC (ASICON)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8963812\/8983425\/08983627.pdf?arnumber=8983627","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,19]],"date-time":"2025-08-19T18:11:15Z","timestamp":1755627075000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8983627\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,10]]},"references-count":45,"URL":"https:\/\/doi.org\/10.1109\/asicon47005.2019.8983627","relation":{},"subject":[],"published":{"date-parts":[[2019,10]]}}}