{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T10:51:14Z","timestamp":1730199074093,"version":"3.28.0"},"reference-count":7,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,10]]},"DOI":"10.1109\/asicon47005.2019.8983634","type":"proceedings-article","created":{"date-parts":[[2020,2,7]],"date-time":"2020-02-07T01:04:26Z","timestamp":1581037466000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["Design and implementation of Serial ATA pbysical layer on FPGA"],"prefix":"10.1109","author":[{"given":"Xie","family":"Xie","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Qinghua","family":"Duan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jiafeng","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jian","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jinmei","family":"Lai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"1","article-title":"FPGA logic design of SATA3. 0 physical layer[C]","author":"yang","year":"0","journal-title":"2015 IEEE 11th International Conference on ASIC (ASICON) ASICON"},{"journal-title":"Serial ATA International Organization","article-title":"Serial A T A. Revision 3.0[J]","year":"2009","key":"ref3"},{"volume":"4","journal-title":"GATEWAY D SAT A-IP Introduction[J] Xilinx inc","year":"2017","key":"ref6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2013.6718413"},{"journal-title":"XILINX 7 Series GTX\/GTH Transceiver user guide[EB\/OL] xilinx","year":"2018","key":"ref7"},{"key":"ref2","article-title":"Serial ata physical link initialization with the gtp transceiver of virtex-5 lxt fpgas[J]","author":"dipaolo","year":"2008","journal-title":"Xilinx Application Note 870"},{"key":"ref1","first-page":"1","article-title":"Birth and adolescence of reconfigurable computing: A survey of the first 20 years of field-programmable custom computing machines[C]","author":"pocek","year":"0","journal-title":"2013 IEEE 21st Annual International Symposium on Field-Programmable Custom Computing Machines"}],"event":{"name":"2019 IEEE 13th International Conference on ASIC (ASICON)","start":{"date-parts":[[2019,10,29]]},"location":"Chongqing, China","end":{"date-parts":[[2019,11,1]]}},"container-title":["2019 IEEE 13th International Conference on ASIC (ASICON)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8963812\/8983425\/08983634.pdf?arnumber=8983634","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,14]],"date-time":"2022-07-14T23:16:36Z","timestamp":1657840596000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8983634\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,10]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/asicon47005.2019.8983634","relation":{},"subject":[],"published":{"date-parts":[[2019,10]]}}}