{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,2]],"date-time":"2025-08-02T19:02:11Z","timestamp":1754161331906,"version":"3.41.2"},"reference-count":6,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,10]]},"DOI":"10.1109\/asicon47005.2019.8983645","type":"proceedings-article","created":{"date-parts":[[2020,2,7]],"date-time":"2020-02-07T01:04:26Z","timestamp":1581037466000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["A 96kb, 0.36V, Energy-Efficient 8T-SRAM with Column-Selection and Shared Buffer-Foot Techniques for EEG Processor"],"prefix":"10.1109","author":[{"given":"Liang","family":"Wen","sequence":"first","affiliation":[{"name":"China Coast Guard Academy,Ningbo,China,315801"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yu","family":"Liu","sequence":"additional","affiliation":[{"name":"China Coast Guard Academy,Ningbo,China,315801"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wei","family":"Mo","sequence":"additional","affiliation":[{"name":"China Coast Guard Academy,Ningbo,China,315801"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jing","family":"Zhang","sequence":"additional","affiliation":[{"name":"China Coast Guard Academy,Ningbo,China,315801"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shiqian","family":"Qi","sequence":"additional","affiliation":[{"name":"China Coast Guard Academy,Ningbo,China,315801"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jianping","family":"Lv","sequence":"additional","affiliation":[{"name":"China Coast Guard Academy,Ningbo,China,315801"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuejun","family":"Zhang","sequence":"additional","affiliation":[{"name":"Ningbo University,Faculty of Electrical Engineering and Computer Science,Ningbo,China,315211"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908005"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2007.4342739"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2085970"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.914328"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2530881"},{"key":"ref1","first-page":"128","article-title":"Stable SRAM cell design for the 32nm node and beyond","author":"chang","year":"0","journal-title":"Proc IEEE Symp VLSI Circuits"}],"event":{"name":"2019 IEEE 13th International Conference on ASIC (ASICON)","start":{"date-parts":[[2019,10,29]]},"location":"Chongqing, China","end":{"date-parts":[[2019,11,1]]}},"container-title":["2019 IEEE 13th International Conference on ASIC (ASICON)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8963812\/8983425\/08983645.pdf?arnumber=8983645","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,28]],"date-time":"2025-07-28T19:40:32Z","timestamp":1753731632000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8983645\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,10]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/asicon47005.2019.8983645","relation":{},"subject":[],"published":{"date-parts":[[2019,10]]}}}