{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,6]],"date-time":"2026-04-06T10:17:06Z","timestamp":1775470626662,"version":"3.50.1"},"reference-count":12,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,10]]},"DOI":"10.1109\/asicon47005.2019.8983660","type":"proceedings-article","created":{"date-parts":[[2020,2,7]],"date-time":"2020-02-07T01:04:26Z","timestamp":1581037466000},"page":"1-4","source":"Crossref","is-referenced-by-count":9,"title":["An FPGA based Parallel Implementation for Point Cloud Neural Network"],"prefix":"10.1109","author":[{"given":"Xitao","family":"Zheng","sequence":"first","affiliation":[{"name":"School of Information and Electronics Engineering, Shenzhen University,Shenzhen,China,51g060"}]},{"given":"Mingcheng","family":"Zhu","sequence":"additional","affiliation":[{"name":"School of Information and Electronics Engineering, Shenzhen University,Shenzhen,China,51g060"}]},{"given":"Yuan","family":"Xu","sequence":"additional","affiliation":[{"name":"College of Big Data and Internet, Shenzhen Technology University,Shenzhen,China,518060"}]},{"given":"Yutong","family":"Li","sequence":"additional","affiliation":[{"name":"School of Information and Electronics Engineering, Shenzhen University,Shenzhen,China,51g060"}]}],"member":"263","reference":[{"key":"ref4","first-page":"4","article-title":"Pointnet: Deep learning on point sets for 3d classification and segmentation","volume":"1","author":"qi","year":"0","journal-title":"Proc Computer Vision and Pattern Recognition (CVPR)"},{"key":"ref3","first-page":"264","article-title":"Multi-view Convolutional Neural Networks for 3D Shape Recognition","author":"hang","year":"0","journal-title":"IEEE International Conference on Computer Vision"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/AFGR.1998.670990"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TFUZZ.2011.2140326"},{"key":"ref11","first-page":"161","article-title":"Optimizing fpgabased accelerator design for deep convolutional neural networks","author":"zhang","year":"0","journal-title":"ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/j.polymer.2003.12.077"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1038\/35016072"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847265"},{"key":"ref7","first-page":"1","article-title":"A High Performance FPGA-based Accelerator for Large-Scale Convolutional Neural Networks","author":"li","year":"0","journal-title":"International Conference on Field Programmable Logic and Applications"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1007\/s00371-018-1477-y","article-title":"Learning deep facial expression features from image and optical flow sequences using 3D CNN","volume":"34","author":"zhao","year":"2018","journal-title":"The Visual Computer"},{"key":"ref9","author":"yuechao","year":"2018","journal-title":"FPGA Implementations of 3D-SIMD Processor Architecture for Deep Neural Networks Using Relative Indexed Compressed Sparse Filter Encoding Format and Stacked Filters Stationary Flow"},{"key":"ref1","first-page":"1355","article-title":"Vote3Deep: Fast Object Detection in 3D Point Clouds Using Efficient Convolutional Neural Networks","author":"engelcke","year":"0","journal-title":"IEEE International Conference on Robotics and Automation"}],"event":{"name":"2019 IEEE 13th International Conference on ASIC (ASICON)","location":"Chongqing, China","start":{"date-parts":[[2019,10,29]]},"end":{"date-parts":[[2019,11,1]]}},"container-title":["2019 IEEE 13th International Conference on ASIC (ASICON)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8963812\/8983425\/08983660.pdf?arnumber=8983660","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,9,1]],"date-time":"2025-09-01T19:23:22Z","timestamp":1756754602000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8983660\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,10]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/asicon47005.2019.8983660","relation":{},"subject":[],"published":{"date-parts":[[2019,10]]}}}