{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,2]],"date-time":"2025-08-02T19:02:10Z","timestamp":1754161330620,"version":"3.41.2"},"reference-count":7,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,10]]},"DOI":"10.1109\/asicon47005.2019.8983675","type":"proceedings-article","created":{"date-parts":[[2020,2,7]],"date-time":"2020-02-07T01:04:26Z","timestamp":1581037466000},"page":"1-4","source":"Crossref","is-referenced-by-count":4,"title":["A 16\/32Gb\/s NRZ\/PAM4 Receiver with Dual-Loop CDR and Threshold Voltage Calibration"],"prefix":"10.1109","author":[{"given":"Songhao","family":"Guo","sequence":"first","affiliation":[{"name":"Center for Analog\/RF Integrated Circuits (CARFIC), School of Microelectronics Shanghai Jiaotong University,Shanghai,China,200240"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Li","family":"Ding","sequence":"additional","affiliation":[{"name":"Center for Analog\/RF Integrated Circuits (CARFIC), School of Microelectronics Shanghai Jiaotong University,Shanghai,China,200240"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jing","family":"Jin","sequence":"additional","affiliation":[{"name":"Center for Analog\/RF Integrated Circuits (CARFIC), School of Microelectronics Shanghai Jiaotong University,Shanghai,China,200240"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"1","author":"roshan-zamir","year":"2017","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"2061","DOI":"10.1109\/JSSC.2015.2433269","author":"lee","year":"2015","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"ref6","first-page":"110","author":"peng","year":"0","journal-title":"IEEE International Solid-State Circuits Conference (ISSCC)"},{"key":"ref5","first-page":"114","author":"tang","year":"0","journal-title":"IEEE International Solid-State Circuits Conference (ISSCC)"},{"key":"ref7","first-page":"58","author":"cui","year":"0","journal-title":"IEEE International Solid-State Circuits Conference (ISSCC)"},{"key":"ref2","first-page":"3","author":"yuan","year":"2015","journal-title":"ZTE Communications"},{"journal-title":"Common electrical I\/O (CEI)Electrical and jitter interoperability agreements for 6G+ bps 11G+ bps and 25G+ bps I\/O","year":"2017","key":"ref1"}],"event":{"name":"2019 IEEE 13th International Conference on ASIC (ASICON)","start":{"date-parts":[[2019,10,29]]},"location":"Chongqing, China","end":{"date-parts":[[2019,11,1]]}},"container-title":["2019 IEEE 13th International Conference on ASIC (ASICON)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8963812\/8983425\/08983675.pdf?arnumber=8983675","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,28]],"date-time":"2025-07-28T19:40:29Z","timestamp":1753731629000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8983675\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,10]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/asicon47005.2019.8983675","relation":{},"subject":[],"published":{"date-parts":[[2019,10]]}}}