{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,11]],"date-time":"2025-09-11T18:44:08Z","timestamp":1757616248758,"version":"3.44.0"},"reference-count":9,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,10]]},"DOI":"10.1109\/asicon47005.2019.8983685","type":"proceedings-article","created":{"date-parts":[[2020,2,7]],"date-time":"2020-02-07T01:04:26Z","timestamp":1581037466000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["Design and Analysis of high robustness dual- direction SCR with heavily doping in N-Type Well"],"prefix":"10.1109","author":[{"given":"Zijie","family":"Zhou","sequence":"first","affiliation":[{"name":"School of Physics and Optoelectronics, Xiangtan University,Xiangtan, Hunan,China,411105"}]},{"given":"Xiangliang","family":"Jin","sequence":"additional","affiliation":[{"name":"School of Physics and Electronics, Hunan Normal University,Changsha,China,410081"}]},{"given":"Yang","family":"Wang","sequence":"additional","affiliation":[{"name":"School of Physics and Optoelectronics, Xiangtan University,Xiangtan, Hunan,China,411105"}]},{"given":"Peng","family":"Dong","sequence":"additional","affiliation":[{"name":"SuperESD Microelectronics Technology CO., LTD.,Changsha, Hunan,China,410100"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2005.846824"},{"key":"ref3","first-page":"933","article-title":"ESD and Latch-up Reliability for Nanometer CMOS Technologies","author":"duvvury","year":"0","journal-title":"Technical Digest International Electron Devices Meeting"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2012.2188015"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1049\/el.2017.2390"},{"key":"ref8","first-page":"360","article-title":"An Improved Bidirectional SCR Structure for Low-Triggering ESD Protection Applications[J]","volume":"29","author":"liu","year":"2008","journal-title":"Electron Device Papers"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2014.12.006"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2017.2785121"},{"key":"ref9","first-page":"1","article-title":"High holding voltage SCR with shunt-transistors to avoid the latch-up effect[C]","author":"huang","year":"0","journal-title":"IEEE Nanoelectronics Conference"},{"key":"ref1","first-page":"0","article-title":"The impact of low-holding-voltage issue in high-voltage CMOS technology and the design of latchup-free power-rail ESD clamp circuit for LCD driver ICs[J]","volume":"40","author":"ker","year":"2005","journal-title":"IEEE Journal of Solid-State Circuits"}],"event":{"name":"2019 IEEE 13th International Conference on ASIC (ASICON)","start":{"date-parts":[[2019,10,29]]},"location":"Chongqing, China","end":{"date-parts":[[2019,11,1]]}},"container-title":["2019 IEEE 13th International Conference on ASIC (ASICON)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8963812\/8983425\/08983685.pdf?arnumber=8983685","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,9,5]],"date-time":"2025-09-05T18:10:12Z","timestamp":1757095812000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8983685\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,10]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/asicon47005.2019.8983685","relation":{},"subject":[],"published":{"date-parts":[[2019,10]]}}}