{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,28]],"date-time":"2025-06-28T06:24:02Z","timestamp":1751091842994},"reference-count":7,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,10,26]],"date-time":"2021-10-26T00:00:00Z","timestamp":1635206400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,10,26]],"date-time":"2021-10-26T00:00:00Z","timestamp":1635206400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,10,26]],"date-time":"2021-10-26T00:00:00Z","timestamp":1635206400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,10,26]]},"DOI":"10.1109\/asicon52560.2021.9620259","type":"proceedings-article","created":{"date-parts":[[2021,12,1]],"date-time":"2021-12-01T20:53:36Z","timestamp":1638392016000},"source":"Crossref","is-referenced-by-count":2,"title":["A CPU-FPGA Based Heterogeneous Accelerator for RepVGG"],"prefix":"10.1109","author":[{"given":"Yiliang","family":"Guo","sequence":"first","affiliation":[]},{"given":"Mingjun","family":"Jiang","sequence":"additional","affiliation":[]},{"given":"Feng","family":"Dong","sequence":"additional","affiliation":[]},{"given":"Kehua","family":"Yu","sequence":"additional","affiliation":[]},{"given":"Ke","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Wei","family":"Qu","sequence":"additional","affiliation":[]},{"given":"Jianfei","family":"Jiang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"45","author":"ma","year":"2017","journal-title":"International Symposium on Field-Programmable Gate Arrays (FPGA)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2017.8280160"},{"key":"ref6","first-page":"1","author":"jiang","year":"2019","journal-title":"International Conference on ASIC (ASICON)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS50809.2020.9301696"},{"key":"ref7","first-page":"1","author":"cai","year":"2020","journal-title":"Proc IEEE Int Conf Solid-State and Integrated-Circuit Technology (ICSICT)"},{"key":"ref2","first-page":"13733","author":"ding","year":"2021","journal-title":"IEEE Conference on Computer Vision and Pattern Recognition (CVPR)"},{"key":"ref1","author":"simonyan","year":"2014"}],"event":{"name":"2021 IEEE 14th International Conference on ASIC (ASICON)","location":"Kunming, China","start":{"date-parts":[[2021,10,26]]},"end":{"date-parts":[[2021,10,29]]}},"container-title":["2021 IEEE 14th International Conference on ASIC (ASICON)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9620208\/9620199\/09620259.pdf?arnumber=9620259","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T16:53:34Z","timestamp":1652201614000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9620259\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,10,26]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/asicon52560.2021.9620259","relation":{},"subject":[],"published":{"date-parts":[[2021,10,26]]}}}