{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,20]],"date-time":"2026-02-20T18:46:05Z","timestamp":1771613165599,"version":"3.50.1"},"reference-count":55,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,10,26]],"date-time":"2021-10-26T00:00:00Z","timestamp":1635206400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,10,26]],"date-time":"2021-10-26T00:00:00Z","timestamp":1635206400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,10,26]],"date-time":"2021-10-26T00:00:00Z","timestamp":1635206400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,10,26]]},"DOI":"10.1109\/asicon52560.2021.9620429","type":"proceedings-article","created":{"date-parts":[[2021,12,1]],"date-time":"2021-12-01T20:53:36Z","timestamp":1638392016000},"page":"1-4","source":"Crossref","is-referenced-by-count":15,"title":["Challenge and Trend of SRAM Based Computation-in-Memory Circuits for AI Edge Devices"],"prefix":"10.1109","author":[{"given":"Xin","family":"Si","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yongliang","family":"Zhou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jun","family":"Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Meng-Fan","family":"Chang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2727528"},{"key":"ref38","article-title":"A 4-Kb 1-to-8bit Configurable 6T SRAM-Based Computation-in-Memory Unit-Macro for CNN-Based AI Edge Processors","author":"chiu","year":"2017","journal-title":"IEEE Journal of Solid-State Circuits (JSSC)"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310398"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662395"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662392"},{"key":"ref30","article-title":"A machine-learning Classifier Implemented in a Standard 6T SRAM Array","author":"verma","year":"2017","journal-title":"IEEE Journal of Solid-State Circuits (JSSC)"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS51556.2021.9401600"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2928043"},{"key":"ref35","first-page":"496","article-title":"A 65nm 4Kb Algorithm-Dependent Computing-in-Memory SRAM Unit-Macro with 2.3ns and 55.8 TOPS\/W Fully Parallel Product-Sum Operation for Binary DNN Edge Processors","author":"khwa","year":"2018","journal-title":"IEEE International Solid-State Circuits Conference (ISSCC) Dig Tech Papers"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310400"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2018.8502421"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2019.8902752"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310397"},{"key":"ref2","article-title":"Nonvolatile Circuits for Memory, Logic, and Artificial Intelligence","author":"chang","year":"2018","journal-title":"IEEE International Solid State Circuits Conference (ISSCC) tutorial"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ASICON.2011.6157181"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/A-SSCC47793.2019.9056933"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062995"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365984"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2019.8778160"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062949"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2018.8510687"},{"key":"ref25","first-page":"248c","article-title":"A Ternary Based Bit Scalable, 8.80 TOPS\/W CNN accelerator with Many-core Processing-in-memory Architecture with 896K synapses\/mm2","author":"okumura","year":"2019","journal-title":"Symposium on VLSI Circuits Dig Tech Papers"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2602218"},{"key":"ref51","first-page":"136","article-title":"A 256b-Wordlength ReRAM-based TCAM with 1ns Search-Time and 14x Improvement in Word Length-Energy Efficiency-Density Product using 2.5T1R cell","author":"lin","year":"2016","journal-title":"IEEE International Solid-State Circuits Conference (ISSCC) Dig Tech Papers"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-TSA51926.2021.9440045"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3064189"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746284"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268468"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2014.7047138"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2018.8510676"},{"key":"ref40","first-page":"260t","article-title":"A 462GOPs\/J RRAM-based nonvolatile intelligent processor for energy harvesting IoE sys-tem featuring nonvolatile logics and processing-in-memory","author":"su","year":"2017","journal-title":"Symposium on VLSI Circuits Dig Tech Papers"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/CICC48029.2020.9075883"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2019.8778028"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/A-SSCC47793.2019.9056926"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062953"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662435"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062985"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9063078"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365769"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2017.7918287"},{"key":"ref3","first-page":"140","article-title":"Challenges of emerging memory and memristor based circuits: Nonvolatile logics, IoT security, deep learning and neuromorphic computing","author":"chang","year":"0","journal-title":"IEEE 12th International Conference on ASIC (ASICON)"},{"key":"ref6","first-page":"1","article-title":"Design of nonvolatile processors and applications","author":"su","year":"2016","journal-title":"Proc IFIP Int Conf Very Large Scale Integr (VLSI-SoC)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.7567\/SSDM.2018.J-8-02"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310394"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0059-3"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2681458"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7417943"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2648841"},{"key":"ref45","first-page":"76","article-title":"ReRAM-based 7T1R Nonvola-tile SRAM with 2x Reduction in Store Energy and 94x Reduction in Restore Energy for Frequent-Off Instant-On Applications","author":"lee","year":"2015","journal-title":"Symposium on VLSI Circuits Dig Tech Papers"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2700788"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838430"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2017.2707664"},{"key":"ref41","first-page":"260c","article-title":"A 130nm FeRAM-Based Energy Harvesting Nonvolatile System-On-Chip with 5.2x Higher Performance & 26.9x Faster System Wakeup Using Adaptive Load Balance and Fast Peripheral Startup Schemes","author":"su","year":"2017","journal-title":"Symposium on VLSI Circuits Dig Tech Papers"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2010.5560286"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2017.2716338"}],"event":{"name":"2021 IEEE 14th International Conference on ASIC (ASICON)","location":"Kunming, China","start":{"date-parts":[[2021,10,26]]},"end":{"date-parts":[[2021,10,29]]}},"container-title":["2021 IEEE 14th International Conference on ASIC (ASICON)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9620208\/9620199\/09620429.pdf?arnumber=9620429","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T16:53:37Z","timestamp":1652201617000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9620429\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,10,26]]},"references-count":55,"URL":"https:\/\/doi.org\/10.1109\/asicon52560.2021.9620429","relation":{},"subject":[],"published":{"date-parts":[[2021,10,26]]}}}