{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T01:12:38Z","timestamp":1740100358673,"version":"3.37.3"},"reference-count":5,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,10,26]],"date-time":"2021-10-26T00:00:00Z","timestamp":1635206400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,10,26]],"date-time":"2021-10-26T00:00:00Z","timestamp":1635206400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,10,26]],"date-time":"2021-10-26T00:00:00Z","timestamp":1635206400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100018537","name":"National Science and Technology Major Project","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100018537","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,10,26]]},"DOI":"10.1109\/asicon52560.2021.9620475","type":"proceedings-article","created":{"date-parts":[[2021,12,1]],"date-time":"2021-12-01T20:53:36Z","timestamp":1638392016000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["Effective Register Allocation for Configurable VLIW Crypto-Processor"],"prefix":"10.1109","author":[{"given":"Aiqing","family":"Wu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mengni","family":"Bie","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Longmei","family":"Nan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wei","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-019-01493-2"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3126524"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1093\/comjnl\/bxx001"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/330249.330250"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"91","DOI":"10.1109\/CC.2016.7405707","article-title":"A Reconfigurable Block Cryptographic Processor Based on VLIW Architecture","volume":"13","author":"li","year":"2016","journal-title":"China Communications"}],"event":{"name":"2021 IEEE 14th International Conference on ASIC (ASICON)","start":{"date-parts":[[2021,10,26]]},"location":"Kunming, China","end":{"date-parts":[[2021,10,29]]}},"container-title":["2021 IEEE 14th International Conference on ASIC (ASICON)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9620208\/9620199\/09620475.pdf?arnumber=9620475","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T16:53:35Z","timestamp":1652201615000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9620475\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,10,26]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/asicon52560.2021.9620475","relation":{},"subject":[],"published":{"date-parts":[[2021,10,26]]}}}