{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T12:20:09Z","timestamp":1725711609993},"reference-count":12,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,10,24]],"date-time":"2023-10-24T00:00:00Z","timestamp":1698105600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,10,24]],"date-time":"2023-10-24T00:00:00Z","timestamp":1698105600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,10,24]]},"DOI":"10.1109\/asicon58565.2023.10395954","type":"proceedings-article","created":{"date-parts":[[2024,1,24]],"date-time":"2024-01-24T18:33:59Z","timestamp":1706121239000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["Fast locking Sampling PLL Using Phase Error Eliminator"],"prefix":"10.1109","volume":"783","author":[{"given":"Shengyuan","family":"Zhou","sequence":"first","affiliation":[{"name":"Shanghai Jiao Tong University(SJTU),Department of Micro\/Nano Electronics,Shanghai,China"}]},{"given":"Ziyao","family":"Xia","sequence":"additional","affiliation":[{"name":"Shanghai Jiao Tong University(SJTU),Department of Micro\/Nano Electronics,Shanghai,China"}]},{"given":"Chao","family":"Yang","sequence":"additional","affiliation":[{"name":"Shanghai Jiao Tong University(SJTU),Department of Micro\/Nano Electronics,Shanghai,China"}]},{"given":"Xiaoming","family":"Liu","sequence":"additional","affiliation":[{"name":"Shanghai Jiao Tong University(SJTU),Department of Micro\/Nano Electronics,Shanghai,China"}]},{"given":"Sheng","family":"Wang","sequence":"additional","affiliation":[{"name":"Shanghai Jiao Tong University(SJTU),Department of Micro\/Nano Electronics,Shanghai,China"}]},{"given":"Jing","family":"Jin","sequence":"additional","affiliation":[{"name":"Shanghai Jiao Tong University(SJTU),Department of Micro\/Nano Electronics,Shanghai,China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2959513"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC49505.2020.9218347"},{"key":"ref3","volume-title":"CMOS PLL Synthesizers: Analysis and Design: Analysis and Design","volume":"783","author":"Shu","year":"2006"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2046235"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1994.379743"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2007.4425729"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/4.871321"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICEE.2018.8472594"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC51843.2021.9490495"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032723"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2020.3039549"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2993717"}],"event":{"name":"2023 IEEE 15th International Conference on ASIC (ASICON)","start":{"date-parts":[[2023,10,24]]},"location":"Nanjing, China","end":{"date-parts":[[2023,10,27]]}},"container-title":["2023 IEEE 15th International Conference on ASIC (ASICON)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10395907\/10395930\/10395954.pdf?arnumber=10395954","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,1]],"date-time":"2024-02-01T07:37:30Z","timestamp":1706773050000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10395954\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,10,24]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/asicon58565.2023.10395954","relation":{},"subject":[],"published":{"date-parts":[[2023,10,24]]}}}