{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,31]],"date-time":"2026-01-31T05:15:23Z","timestamp":1769836523530,"version":"3.49.0"},"reference-count":10,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,10,24]],"date-time":"2023-10-24T00:00:00Z","timestamp":1698105600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,10,24]],"date-time":"2023-10-24T00:00:00Z","timestamp":1698105600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100002367","name":"Chinese Academy of Sciences","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100002367","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,10,24]]},"DOI":"10.1109\/asicon58565.2023.10396030","type":"proceedings-article","created":{"date-parts":[[2024,1,24]],"date-time":"2024-01-24T18:33:59Z","timestamp":1706121239000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["A 28nm 15.09nJ\/inference Neuromorphic Processor with SRAM-Based Charge Domain in-Memory-Computing"],"prefix":"10.1109","author":[{"given":"Yuchao","family":"Zhang","sequence":"first","affiliation":[{"name":"University of Science and Technology of China,School of Microelectronics,Hefei,China,230026"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zihao","family":"Xuan","sequence":"additional","affiliation":[{"name":"University of Science and Technology of China,School of Microelectronics,Hefei,China,230026"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yi","family":"Kang","sequence":"additional","affiliation":[{"name":"University of Science and Technology of China,School of Microelectronics,Hefei,China,230026"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3064189"},{"key":"ref2","first-page":"18","article-title":"ISAAC: A Convolutional Neural Network Accelerator with InSitu Analog Arithmetic in Crossbars","volume-title":"ISCA 2016","author":"Shafiee"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/s00422-006-0082-8"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00033"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/s11063-021-10680-x"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3531437.3539718"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASICON52560.2021.9620416"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2023.3252501"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2942367"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.2979826"}],"event":{"name":"2023 IEEE 15th International Conference on ASIC (ASICON)","location":"Nanjing, China","start":{"date-parts":[[2023,10,24]]},"end":{"date-parts":[[2023,10,27]]}},"container-title":["2023 IEEE 15th International Conference on ASIC (ASICON)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10395907\/10395930\/10396030.pdf?arnumber=10396030","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,1]],"date-time":"2024-02-01T07:05:54Z","timestamp":1706771154000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10396030\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,10,24]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/asicon58565.2023.10396030","relation":{},"subject":[],"published":{"date-parts":[[2023,10,24]]}}}