{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,25]],"date-time":"2025-10-25T12:52:01Z","timestamp":1761396721008},"reference-count":25,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,10,24]],"date-time":"2023-10-24T00:00:00Z","timestamp":1698105600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,10,24]],"date-time":"2023-10-24T00:00:00Z","timestamp":1698105600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,10,24]]},"DOI":"10.1109\/asicon58565.2023.10396248","type":"proceedings-article","created":{"date-parts":[[2024,1,24]],"date-time":"2024-01-24T18:33:59Z","timestamp":1706121239000},"source":"Crossref","is-referenced-by-count":10,"title":["OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit"],"prefix":"10.1109","author":[{"given":"Jing","family":"Mai","sequence":"first","affiliation":[{"name":"Peking University,School of Computer Science"}]},{"given":"Jiarui","family":"Wang","sequence":"additional","affiliation":[{"name":"Peking University,School of Computer Science"}]},{"given":"Zhixiong","family":"Di","sequence":"additional","affiliation":[{"name":"Southwest Jiaotong University,School of Information Science and Technology"}]},{"given":"Guojie","family":"Luo","sequence":"additional","affiliation":[{"name":"Peking University,School of Computer Science"}]},{"given":"Yun","family":"Liang","sequence":"additional","affiliation":[{"name":"Peking University,School of Integrated Circuits"}]},{"given":"Yibo","family":"Lin","sequence":"additional","affiliation":[{"name":"Peking University,School of Integrated Circuits"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1561\/1000000003"},{"key":"ref2","author":"Ghavami","year":"2023","journal-title":"Unraveling the Integration of Deep Machine Learning in FPGA CAD Flow: A Concise Survey and Future Insights"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203878"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2629579"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530568"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3501803"},{"key":"ref7","first-page":"529","article-title":"A Robust FPGA Router with Concurrent Intra-CLB Rerouting","volume-title":"IEEE\/ACM Asia and South Pacific Design Automation Conference (ASPDAC)","author":"Wang"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2980084"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2729349"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2980085"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942075"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3233244"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2778058"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3174849"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3289602.3293897"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3388617"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.2968892"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643574"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC52403.2022.9712562"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3569052.3571881"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2877017"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3053191"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/3036669.3038241"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/2872334.2886419"},{"key":"ref25","first-page":"1","article-title":"DREAMPlace: Deep Learning Toolkit-Enabled GPU Acceleration for Modern VLSI Placement","volume-title":"ACM\/IEEE Design Automation Conference (DAC)","author":"Lin"}],"event":{"name":"2023 IEEE 15th International Conference on ASIC (ASICON)","location":"Nanjing, China","start":{"date-parts":[[2023,10,24]]},"end":{"date-parts":[[2023,10,27]]}},"container-title":["2023 IEEE 15th International Conference on ASIC (ASICON)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10395907\/10395930\/10396248.pdf?arnumber=10396248","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,14]],"date-time":"2024-03-14T00:58:17Z","timestamp":1710377897000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10396248\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,10,24]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/asicon58565.2023.10396248","relation":{},"subject":[],"published":{"date-parts":[[2023,10,24]]}}}