{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,13]],"date-time":"2026-03-13T15:21:48Z","timestamp":1773415308812,"version":"3.50.1"},"reference-count":16,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,10,24]],"date-time":"2023-10-24T00:00:00Z","timestamp":1698105600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,10,24]],"date-time":"2023-10-24T00:00:00Z","timestamp":1698105600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program of China","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100010450","name":"Nova","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100010450","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,10,24]]},"DOI":"10.1109\/asicon58565.2023.10396275","type":"proceedings-article","created":{"date-parts":[[2024,1,24]],"date-time":"2024-01-24T18:33:59Z","timestamp":1706121239000},"page":"1-4","source":"Crossref","is-referenced-by-count":3,"title":["Device-Architecture Co-optimization for RRAM-based In-memory Computing"],"prefix":"10.1109","author":[{"given":"Yimao","family":"Cai","sequence":"first","affiliation":[{"name":"Peking University,School of Integrated Circuits,Beijing,China"}]},{"given":"Yi","family":"Gao","sequence":"additional","affiliation":[{"name":"Peking University,School of Integrated Circuits,Beijing,China"}]},{"given":"Zongwei","family":"Wang","sequence":"additional","affiliation":[{"name":"Peking University,School of Integrated Circuits,Beijing,China"}]},{"given":"Lin","family":"Bao","sequence":"additional","affiliation":[{"name":"Peking University,School of Integrated Circuits,Beijing,China"}]},{"given":"Ling","family":"Liang","sequence":"additional","affiliation":[{"name":"Peking University,School of Integrated Circuits,Beijing,China"}]},{"given":"Qilin","family":"Zheng","sequence":"additional","affiliation":[{"name":"Peking University,School of Integrated Circuits,Beijing,China"}]},{"given":"Cuimei","family":"Wang","sequence":"additional","affiliation":[{"name":"Peking University,School of Integrated Circuits,Beijing,China"}]},{"given":"Ru","family":"Huang","sequence":"additional","affiliation":[{"name":"Peking University,School of Integrated Circuits,Beijing,China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1002\/inf2.12077"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC56929.2023.10247977"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1126\/science.adf6137"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1126\/science.ade3483"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-021-04196-6"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-023-40770-4"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-023-41647-2"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268340"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2020.2986889"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM13553.2020.9371968"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2023.3266186"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2020.3014566"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218590"},{"key":"ref14","first-page":"1","article-title":"MobiLattice: A Depth-wise DCNN Accelerator with Hybrid Digital\/Analog Nonvolatile Processing-In-Memory Block","volume-title":"2020 IEEE\/ACM International Conference On Computer Aided Design (ICCAD)","author":"Zheng"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3160947"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICSICT55466.2022.9963391"}],"event":{"name":"2023 IEEE 15th International Conference on ASIC (ASICON)","location":"Nanjing, China","start":{"date-parts":[[2023,10,24]]},"end":{"date-parts":[[2023,10,27]]}},"container-title":["2023 IEEE 15th International Conference on ASIC (ASICON)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10395907\/10395930\/10396275.pdf?arnumber=10396275","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,3]],"date-time":"2024-03-03T07:09:48Z","timestamp":1709449788000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10396275\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,10,24]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/asicon58565.2023.10396275","relation":{},"subject":[],"published":{"date-parts":[[2023,10,24]]}}}