{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T10:52:22Z","timestamp":1730199142749,"version":"3.28.0"},"reference-count":8,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,10,24]],"date-time":"2023-10-24T00:00:00Z","timestamp":1698105600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,10,24]],"date-time":"2023-10-24T00:00:00Z","timestamp":1698105600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,10,24]]},"DOI":"10.1109\/asicon58565.2023.10396298","type":"proceedings-article","created":{"date-parts":[[2024,1,24]],"date-time":"2024-01-24T18:33:59Z","timestamp":1706121239000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["A Compilation Toolchain of Neural Networks for FPGA Backend"],"prefix":"10.1109","author":[{"given":"Jun","family":"Zeng","sequence":"first","affiliation":[{"name":"Tsinghua University,Beijing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Panfeng","family":"Wang","sequence":"additional","affiliation":[{"name":"Hercules Microelectronics Co., Ltd.,Beijing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Haili","family":"Wang","sequence":"additional","affiliation":[{"name":"Hercules Microelectronics Co., Ltd.,Beijing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hailong","family":"Yao","sequence":"additional","affiliation":[{"name":"University of Science and Technology Beijing,Beijing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fuchun","family":"Sun","sequence":"additional","affiliation":[{"name":"Tsinghua University,Beijing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2110592"},{"volume":"574","journal-title":"UltraScale Architecture Configurable Logic Block","key":"ref3"},{"journal-title":"FPL2018","article-title":"Leflow: Enabling flexible FPGA high-level synthesis of tensorflow deep neural networks","author":"Noronha","key":"ref4"},{"journal-title":"TVM: End-to-End Optimization Stack for Deep Learning","year":"2018","author":"Chen","key":"ref5"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3289602.3293910"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645550"},{"volume":"574","journal-title":"Architecture Configurable Logic Block","key":"ref8"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2008.4541637"}],"event":{"name":"2023 IEEE 15th International Conference on ASIC (ASICON)","start":{"date-parts":[[2023,10,24]]},"location":"Nanjing, China","end":{"date-parts":[[2023,10,27]]}},"container-title":["2023 IEEE 15th International Conference on ASIC (ASICON)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10395907\/10395930\/10396298.pdf?arnumber=10396298","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,14]],"date-time":"2024-03-14T00:58:47Z","timestamp":1710377927000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10396298\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,10,24]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/asicon58565.2023.10396298","relation":{},"subject":[],"published":{"date-parts":[[2023,10,24]]}}}