{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,21]],"date-time":"2026-01-21T13:58:53Z","timestamp":1769003933402,"version":"3.49.0"},"reference-count":15,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,10,24]],"date-time":"2023-10-24T00:00:00Z","timestamp":1698105600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,10,24]],"date-time":"2023-10-24T00:00:00Z","timestamp":1698105600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,10,24]]},"DOI":"10.1109\/asicon58565.2023.10396377","type":"proceedings-article","created":{"date-parts":[[2024,1,24]],"date-time":"2024-01-24T18:33:59Z","timestamp":1706121239000},"page":"1-4","source":"Crossref","is-referenced-by-count":4,"title":["Benchmarking Heterogeneous Integration with 2.5D\/3D Interconnect Modeling"],"prefix":"10.1109","author":[{"given":"Zhenyu","family":"Wang","sequence":"first","affiliation":[{"name":"Arizona State University,AZ,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jingbo","family":"Sun","sequence":"additional","affiliation":[{"name":"Arizona State University,AZ,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alper","family":"Goksoy","sequence":"additional","affiliation":[{"name":"University of Wisconsin-Madison,WI,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sumit K.","family":"Mandal","sequence":"additional","affiliation":[{"name":"Indian Institute of Science,Bangalore,India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jae-Sun","family":"Seo","sequence":"additional","affiliation":[{"name":"Arizona State University,AZ,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chaitali","family":"Chakrabarti","sequence":"additional","affiliation":[{"name":"Arizona State University,AZ,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Umit Y.","family":"Ogras","sequence":"additional","affiliation":[{"name":"University of Wisconsin-Madison,WI,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vidya","family":"Chhabria","sequence":"additional","affiliation":[{"name":"Arizona State University,AZ,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yu","family":"Cao","sequence":"additional","affiliation":[{"name":"Arizona State University,AZ,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","article-title":"An image is worth 16x16 words: Transformers for image recognition at scale","author":"Dosovitskiy","year":"2020"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM45625.2022.10019406"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-52548-8"},{"key":"ref4","first-page":"SC2-2R","article-title":"Heterogeneous system partitioning and the 3d interconnect technology landscape","volume-title":"2020 Symposia on VLSI technology and Circuits","author":"Beyne"},{"key":"ref5","first-page":"15","article-title":"A high-density logic-onlogic 3dic design using face-to-face hybrid wafer-bonding on 12nm finfet process","author":"Sinha","year":"2020","journal-title":"2020 IEDM. IEEE"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD56317.2022.00048"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358302"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2021.3111857"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2010.2101892"},{"key":"ref10","first-page":"1","article-title":"Big-little chiplets for in-memory acceleration of dnns: A scalable heterogeneous architecture","volume-title":"Proceedings of the 41st IEEE\/ACM ICCAD","author":"Krishnan"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322237"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2611497"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2021.3069011"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.23919\/DATE54114.2022.9774660"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2020.3010795"}],"event":{"name":"2023 IEEE 15th International Conference on ASIC (ASICON)","location":"Nanjing, China","start":{"date-parts":[[2023,10,24]]},"end":{"date-parts":[[2023,10,27]]}},"container-title":["2023 IEEE 15th International Conference on ASIC (ASICON)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10395907\/10395930\/10396377.pdf?arnumber=10396377","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,4,1]],"date-time":"2024-04-01T19:28:17Z","timestamp":1711999697000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10396377\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,10,24]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/asicon58565.2023.10396377","relation":{},"subject":[],"published":{"date-parts":[[2023,10,24]]}}}