{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,15]],"date-time":"2024-08-15T05:08:52Z","timestamp":1723698532127},"reference-count":42,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,10,24]],"date-time":"2023-10-24T00:00:00Z","timestamp":1698105600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,10,24]],"date-time":"2023-10-24T00:00:00Z","timestamp":1698105600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,10,24]]},"DOI":"10.1109\/asicon58565.2023.10396421","type":"proceedings-article","created":{"date-parts":[[2024,1,24]],"date-time":"2024-01-24T18:33:59Z","timestamp":1706121239000},"source":"Crossref","is-referenced-by-count":1,"title":["Logic Synthesis for Emerging Technologies"],"prefix":"10.1109","author":[{"given":"Giovanni","family":"De Micheli","sequence":"first","affiliation":[{"name":"EPFL,Lausanne,Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2015.2460377"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2506566"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2488484"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1088\/1361-6668\/ab7ec3"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSICircuits18222.2020.9162792"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2358884"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-13193-6_16"},{"key":"ref8","article-title":"The Yorktown Silicon Compiler","volume-title":"Proc. ISCAS","author":"Brayton"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1987.1270347"},{"key":"ref10","first-page":"24","article-title":"ABC:an academic industrial-strength verification tool, in Computer Aided Verification","volume-title":"22nd International Conference, CAV 2010","author":"Brayton"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1986.1676819"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/s12095-018-0297-2"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2925392"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2021.3095046"},{"key":"ref15","article-title":"Practical SAT\u2014A tutorial on applied satisfiability solving","volume-title":"Proc. FMCAD","author":"E\u00e9n"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2897703"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1063\/1.3585849"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-019-1493-8"},{"key":"ref19","volume-title":"The Art of Computer Programming","volume":"4A","author":"Knuth","year":"2011"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3108704"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530661"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/77.80745"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3032625"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.23919\/DATE56975.2023.10137314"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1038\/s41534-021-00514-y"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/12.35836"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942053"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3184633"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2914609"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1021\/acsnano.8b02739"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1038\/srep29448"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2017.173"},{"key":"ref33","author":"Soeken","year":"2019","journal-title":"The EPFL Synthesis libraries"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2664059"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1063\/1.4919838"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/3394885.3431606"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317893"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2018.2869760"},{"key":"ref39","first-page":"164","article-title":"Inverter propagation and fanout constraints for beyond CMOS majority-based technologies","volume-title":"Proc VLSI","author":"Testa"},{"issue":"7","key":"ref40","doi-asserted-by":"crossref","first-page":"866","DOI":"10.1109\/TCAD.2002.1013899","article-title":"BDS: A BDD-based logic optimization system","volume":"21","author":"Yang","year":"2002","journal-title":"IEEE Trans on CAD"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.2019.8784120"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/HOST55118.2023.10133215"}],"event":{"name":"2023 IEEE 15th International Conference on ASIC (ASICON)","location":"Nanjing, China","start":{"date-parts":[[2023,10,24]]},"end":{"date-parts":[[2023,10,27]]}},"container-title":["2023 IEEE 15th International Conference on ASIC (ASICON)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10395907\/10395930\/10396421.pdf?arnumber=10396421","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,1]],"date-time":"2024-02-01T07:08:03Z","timestamp":1706771283000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10396421\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,10,24]]},"references-count":42,"URL":"https:\/\/doi.org\/10.1109\/asicon58565.2023.10396421","relation":{},"subject":[],"published":{"date-parts":[[2023,10,24]]}}}