{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,29]],"date-time":"2026-05-29T10:24:49Z","timestamp":1780050289768,"version":"3.53.1"},"reference-count":6,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,10,24]],"date-time":"2023-10-24T00:00:00Z","timestamp":1698105600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,10,24]],"date-time":"2023-10-24T00:00:00Z","timestamp":1698105600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,10,24]]},"DOI":"10.1109\/asicon58565.2023.10396575","type":"proceedings-article","created":{"date-parts":[[2024,1,24]],"date-time":"2024-01-24T18:33:59Z","timestamp":1706121239000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["A 77.8dB-SNDR 25MHz-BW 2<sup>nd<\/sup>-order NS Pipelined SAR ADC with 4<sup>th<\/sup>-order Gain-Error-Shaping"],"prefix":"10.1109","author":[{"given":"Guolong","family":"Fu","sequence":"first","affiliation":[{"name":"Xidian University,Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education),Xi&#x2019;an,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Shubin","family":"Liu","sequence":"additional","affiliation":[{"name":"Xidian University,Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education),Xi&#x2019;an,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Li","family":"Tian","sequence":"additional","affiliation":[{"name":"Xidian University,Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education),Xi&#x2019;an,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zhangming","family":"Zhu","sequence":"additional","affiliation":[{"name":"Xidian University,Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education),Xi&#x2019;an,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yanbo","family":"Zhang","sequence":"additional","affiliation":[{"name":"Xidian University,Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education),Xi&#x2019;an,China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2944842"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3033931"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3137342"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2962140"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3038914"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3111912"}],"event":{"name":"2023 IEEE 15th International Conference on ASIC (ASICON)","location":"Nanjing, China","start":{"date-parts":[[2023,10,24]]},"end":{"date-parts":[[2023,10,27]]}},"container-title":["2023 IEEE 15th International Conference on ASIC (ASICON)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10395907\/10395930\/10396575.pdf?arnumber=10396575","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,1]],"date-time":"2024-02-01T07:46:38Z","timestamp":1706773598000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10396575\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,10,24]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/asicon58565.2023.10396575","relation":{},"subject":[],"published":{"date-parts":[[2023,10,24]]}}}