{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,2]],"date-time":"2026-01-02T07:49:19Z","timestamp":1767340159863},"reference-count":6,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,10,24]],"date-time":"2023-10-24T00:00:00Z","timestamp":1698105600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,10,24]],"date-time":"2023-10-24T00:00:00Z","timestamp":1698105600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100007219","name":"Natural Science Foundation of Shanghai","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100007219","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,10,24]]},"DOI":"10.1109\/asicon58565.2023.10396653","type":"proceedings-article","created":{"date-parts":[[2024,1,24]],"date-time":"2024-01-24T18:33:59Z","timestamp":1706121239000},"page":"1-4","source":"Crossref","is-referenced-by-count":3,"title":["A Multi-channel 12-bits 100MS\/s SAR ADC in 65nm CMOS"],"prefix":"10.1109","author":[{"given":"Yigang","family":"Wei","sequence":"first","affiliation":[{"name":"Fudan University,State Key Laboratory of Integrated Chips and Systems,Shanghai,China"}]},{"given":"Tianxiang","family":"Wu","sequence":"additional","affiliation":[{"name":"Fudan University,State Key Laboratory of Integrated Chips and Systems,Shanghai,China"}]},{"given":"Shunli","family":"Ma","sequence":"additional","affiliation":[{"name":"Fudan University,State Key Laboratory of Integrated Chips and Systems,Shanghai,China"}]},{"given":"Junyan","family":"Ren","sequence":"additional","affiliation":[{"name":"Fudan University,State Key Laboratory of Integrated Chips and Systems,Shanghai,China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MSP.2016.2628914"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433970"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2015.2449714"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2015.2418155"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2014.6946003"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2728784"}],"event":{"name":"2023 IEEE 15th International Conference on ASIC (ASICON)","start":{"date-parts":[[2023,10,24]]},"location":"Nanjing, China","end":{"date-parts":[[2023,10,27]]}},"container-title":["2023 IEEE 15th International Conference on ASIC (ASICON)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10395907\/10395930\/10396653.pdf?arnumber=10396653","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,1]],"date-time":"2024-02-01T07:47:08Z","timestamp":1706773628000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10396653\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,10,24]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/asicon58565.2023.10396653","relation":{},"subject":[],"published":{"date-parts":[[2023,10,24]]}}}