{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,3]],"date-time":"2025-07-03T05:46:09Z","timestamp":1751521569530,"version":"3.28.0"},"reference-count":45,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,1]]},"DOI":"10.1109\/asp-dac47756.2020.9045106","type":"proceedings-article","created":{"date-parts":[[2020,3,27]],"date-time":"2020-03-27T12:27:10Z","timestamp":1585312030000},"page":"407-413","source":"Crossref","is-referenced-by-count":5,"title":["Adaptive Circuit Approaches to Low-Power Multi-Level\/Cell FeFET Memory"],"prefix":"10.1109","author":[{"given":"Juejian","family":"Wu","sequence":"first","affiliation":[]},{"given":"Yixin","family":"Xu","sequence":"additional","affiliation":[]},{"given":"Bowen","family":"Xue","sequence":"additional","affiliation":[]},{"given":"Yu","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Yongpan","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Huazhong","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Xueqing","family":"Li","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2018.8297381"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2899894"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2017.2716338"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2801302"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898050"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0117-x"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7063054"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488867"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2019.2902094"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2018.00141"},{"key":"ref10","first-page":"6","article-title":"3d-Stackable Crossbar Resistive Memory Based on Field Assisted Superlinear Threshold (FAST) Selector","author":"jo","year":"2014","journal-title":"2014 IEEE International Electron Devices Meeting"},{"key":"ref40","first-page":"6","article-title":"Ferroelectric FET analog Synapse for Acceleration of Deep Neural Network Training","author":"jerry","year":"0","journal-title":"2017 IEEE International Electron Device Meeting (IEDM)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2013.2296777"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131532"},{"key":"ref13","first-page":"15","article-title":"14nm Ferroelectric FinFET Technology with Steep Subthreshold Slope for Ultra Low Power Applications","author":"krivokapic","year":"2017","journal-title":"2017 IEEE International Electron Device Meeting (IEDM)"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2018.2797887"},{"key":"ref15","first-page":"19","article-title":"A Fefet Based Super-Lowpower Ultra-Fast Embedded NVM Technology For 22nm FDSOI and Beyond","author":"d\u00fcnkel","year":"2017","journal-title":"2017 IEEE International Electron Device Meeting (IEDM)"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2017.2748992"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2018.8399771"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838397"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2011.2177435"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242443"},{"key":"ref4","first-page":"33","article-title":"Spin-Transfer Torque MRAM (STT-MRAM): Challenges and prospects","volume":"18","author":"huai","year":"2008","journal-title":"AAPPS Bulletin"},{"key":"ref27","doi-asserted-by":"crossref","first-page":"499","DOI":"10.1109\/T-ED.1974.17955","article-title":"a new ferroelectric memory device, metal-ferroelectric-semiconductor transistor","volume":"21","author":"wu","year":"1974","journal-title":"IEEE Transactions on Electron Devices"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"162","DOI":"10.1145\/977091.977115","article-title":"Reflections on the memory wall","author":"mckee","year":"2004","journal-title":"Conf Computing Frontiers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2070830"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2016.07.006"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2070050"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2015.7338358"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7063054"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/357783.331677"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/s11390-016-1608-8"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/216585.216588"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2012.2204856"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2018.8614496"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2015.7085370"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2018.2868275"},{"key":"ref42","article-title":"An Ultra-Dense 2FeFET TCAM Design Based on a Multi-Domain FeFET Model","author":"yin","year":"2018","journal-title":"IEEE Transactions on Circuits and Systems II Express Briefs"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838343"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/JXCDC.2019.2930222"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7417943"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317737"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4899-7537-9_1"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2018.8614611"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2018.2872347"}],"event":{"name":"2020 25th Asia and South Pacific Design Automation Conference (ASP-DAC)","start":{"date-parts":[[2020,1,13]]},"location":"Beijing, China","end":{"date-parts":[[2020,1,16]]}},"container-title":["2020 25th Asia and South Pacific Design Automation Conference (ASP-DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9036752\/9045099\/09045106.pdf?arnumber=9045106","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,27]],"date-time":"2022-06-27T15:44:00Z","timestamp":1656344640000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9045106\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,1]]},"references-count":45,"URL":"https:\/\/doi.org\/10.1109\/asp-dac47756.2020.9045106","relation":{},"subject":[],"published":{"date-parts":[[2020,1]]}}}