{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,7]],"date-time":"2026-03-07T20:41:27Z","timestamp":1772916087790,"version":"3.50.1"},"reference-count":31,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,1]]},"DOI":"10.1109\/asp-dac47756.2020.9045171","type":"proceedings-article","created":{"date-parts":[[2020,3,27]],"date-time":"2020-03-27T12:27:10Z","timestamp":1585312030000},"page":"605-610","source":"Crossref","is-referenced-by-count":18,"title":["LeAp: Leading-one Detection-based Softcore Approximate Multipliers with Tunable Accuracy"],"prefix":"10.1109","author":[{"given":"Zahra","family":"Ebrahimi","sequence":"first","affiliation":[]},{"given":"Salim","family":"Ullah","sequence":"additional","affiliation":[]},{"given":"Akash","family":"Kumar","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref31","article-title":"Fashion-mnist: a novel image dataset for benchmarking machine learning algorithms","author":"xiao","year":"2017","journal-title":"CoRR"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/MSP.2012.2211477"},{"key":"ref10","doi-asserted-by":"crossref","DOI":"10.1145\/2966986.2967005","article-title":"Architectural-space exploration of approximate multipliers","author":"rehman","year":"2016","journal-title":"ICCAD"},{"key":"ref11","article-title":"Evoapprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods","author":"mrazek","year":"2017","journal-title":"DATE"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2014.6783335"},{"key":"ref13","article-title":"DRUM: A dynamic range unbiased multiplier for approximate applications","author":"hashemi","year":"2015","journal-title":"ICCD"},{"key":"ref14","article-title":"Low-power high-speed multiplier for error-tolerant application","author":"kyaw","year":"2010","journal-title":"EDSSC"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2333366"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TEC.1962.5219391"},{"key":"ref17","article-title":"Unified mitchell-based approximation for efficient logarithmic conversion circuit","author":"low","year":"2015","journal-title":"TC"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2857262"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.5120\/ijca2018916380"},{"key":"ref28","year":"0","journal-title":"Sipi image database (2019)"},{"key":"ref4","article-title":"Area-optimized low-latency approximate multipliers for FPGA-based hardware accelerators","author":"ullah","year":"2018","journal-title":"DAC"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ICCIC.2012.6510248"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884574"},{"key":"ref6","article-title":"DeMAS: An efficient design methodology for building approximate adders for FPGA-based systems","author":"prabakaran","year":"2018","journal-title":"DATE"},{"key":"ref29","year":"0","journal-title":"MNIST-cnn"},{"key":"ref5","year":"0","journal-title":"LogiCORE IP Multiplier v12 0"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2011.51"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3196115"},{"key":"ref2","article-title":"Reduced-precision strategies for bounded memory in deep neural nets","author":"judd","year":"2015","journal-title":"ArXiv Preprint"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.7873\/DATE2014.108"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3196012"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/NGCAS.2017.41"},{"key":"ref22","year":"2013","journal-title":"Xilinx 7 Series FPGA Programmable Guide for HDL Designs"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2906199"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1016\/j.neucom.2011.09.039"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1975482.1975484"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/WiCom.2008.558"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145738"}],"event":{"name":"2020 25th Asia and South Pacific Design Automation Conference (ASP-DAC)","location":"Beijing, China","start":{"date-parts":[[2020,1,13]]},"end":{"date-parts":[[2020,1,16]]}},"container-title":["2020 25th Asia and South Pacific Design Automation Conference (ASP-DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9036752\/9045099\/09045171.pdf?arnumber=9045171","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,27]],"date-time":"2022-06-27T15:45:24Z","timestamp":1656344724000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9045171\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,1]]},"references-count":31,"URL":"https:\/\/doi.org\/10.1109\/asp-dac47756.2020.9045171","relation":{},"subject":[],"published":{"date-parts":[[2020,1]]}}}