{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T09:03:27Z","timestamp":1725786207069},"reference-count":16,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,1]]},"DOI":"10.1109\/asp-dac47756.2020.9045220","type":"proceedings-article","created":{"date-parts":[[2020,3,27]],"date-time":"2020-03-27T12:27:10Z","timestamp":1585312030000},"page":"181-186","source":"Crossref","is-referenced-by-count":7,"title":["RRAM-VAC: A Variability-Aware Controller for RRAM-based Memory Architectures"],"prefix":"10.1109","author":[{"given":"Shikhar","family":"Tuli","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marco","family":"Rios","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alexandre","family":"Levisse","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David Atienza","family":"ESL","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Reram-based mcu mn101l","year":"2018","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2017.8053733"},{"key":"ref12","article-title":"Tamarisc-cs: An ultra-low-power application-specific processor for compressed sensing","author":"constantin","year":"2012","journal-title":"IEEE\/IFIP International Conference on Very Large Scale Integration (VLSI-SoC)"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351728"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2017.7995254"},{"key":"ref15","article-title":"Imagenet classification with deep convolutional neural networks","author":"krizhevsky","year":"2012","journal-title":"Advances in Neural Information Processing Systems 25"},{"key":"ref16","article-title":"A 128x128b high-speed wide-and match-line content addressable memory in 32nm cmos","author":"agarwal","year":"2011","journal-title":"European Solid-State Device Research Conference (ESSCIRC 2002)"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2016.2590142"},{"key":"ref3","article-title":"Phase change memory","author":"philip wong","year":"2010","journal-title":"Proceedings of the IEEE"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2019.2908967"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2018.8353675"},{"key":"ref8","article-title":"13.3 a 7mb stt-mram in 22ffl finfet technology with 4ns read sensing time at 0.9v using write-verify-write scheme and offset-cancellation sensing technique","author":"wei","year":"2019","journal-title":"IEEE Int Solid-State Circuit Conf (ISSCC)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2700788"},{"key":"ref2","article-title":"Metal–oxide rram","author":"philip wong","year":"2012","journal-title":"Proceedings of the IEEE"},{"key":"ref1","article-title":"Back-End 3D Integration of HfO2-Based RRAMs for Low-Voltage Advanced IC Digital Design","author":"vianello","year":"2013","journal-title":"IEEE International Conference on IC Design and Technology (ICICDT)"},{"key":"ref9","article-title":"13.2 a 3.6mb 10.1mb\/mm2 embedded non-volatile reram macro in 22nm finfet technology with adaptive forming\/set\/reset schemes yielding down to 0.5v with sensing time of 5ns at 0.7v","author":"jain","year":"2019","journal-title":"IEEE Int Solid-State Circuit Conf (ISSCC)"}],"event":{"name":"2020 25th Asia and South Pacific Design Automation Conference (ASP-DAC)","start":{"date-parts":[[2020,1,13]]},"location":"Beijing, China","end":{"date-parts":[[2020,1,16]]}},"container-title":["2020 25th Asia and South Pacific Design Automation Conference (ASP-DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9036752\/9045099\/09045220.pdf?arnumber=9045220","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,27]],"date-time":"2022-06-27T15:45:24Z","timestamp":1656344724000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9045220\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,1]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/asp-dac47756.2020.9045220","relation":{},"subject":[],"published":{"date-parts":[[2020,1]]}}}