{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,3]],"date-time":"2026-06-03T16:09:55Z","timestamp":1780502995532,"version":"3.54.1"},"reference-count":20,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,1]]},"DOI":"10.1109\/asp-dac47756.2020.9045288","type":"proceedings-article","created":{"date-parts":[[2020,3,27]],"date-time":"2020-03-27T12:27:10Z","timestamp":1585312030000},"page":"422-427","source":"Crossref","is-referenced-by-count":8,"title":["Benchmark Non-volatile and Volatile Memory Based Hybrid Precision Synapses for In-situ Deep Neural Network Training"],"prefix":"10.1109","author":[{"given":"Yandong","family":"Luo","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Shimeng","family":"Yu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2018.8614611"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JXCDC.2019.2925061"},{"key":"ref12","doi-asserted-by":"crossref","DOI":"10.1109\/IEDM19573.2019.8993491","article-title":"DNN + NeuroSim: An end-to-end benchmarking framework for compute-in-memory accelerators with versatile device technologies","author":"peng","year":"2019","journal-title":"IEEE International Electron Devices Meeting (IEDM)"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2018.8510648"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2789723"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2019.8702715"},{"key":"ref16","author":"wu","year":"2018","journal-title":"Training and inference with integers in deep neural networks"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2019.2943047"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2018.8510690"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2016.2582859"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2824304"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.55"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2019.2933148"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2016.2546199"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"4.4.1","DOI":"10.1109\/IEDM.2015.7409625","article-title":"Large-scale neural networks implemented with non-volatile memory as the synaptic weight element: Comparative performance analysis (accuracy, speed, and power)","author":"burr","year":"2015","journal-title":"IEEE International Electron Devices Meeting (IEDM)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372570"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001139"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001140"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"60","DOI":"10.1038\/s41586-018-0180-5","article-title":"Equivalent-accuracy accelerated neural-network training using analogue memory","volume":"558","author":"ambrogio","year":"2018","journal-title":"Nature"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1021\/nl904092h"}],"event":{"name":"2020 25th Asia and South Pacific Design Automation Conference (ASP-DAC)","location":"Beijing, China","start":{"date-parts":[[2020,1,13]]},"end":{"date-parts":[[2020,1,16]]}},"container-title":["2020 25th Asia and South Pacific Design Automation Conference (ASP-DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9036752\/9045099\/09045288.pdf?arnumber=9045288","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,9,29]],"date-time":"2023-09-29T05:48:30Z","timestamp":1695966510000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9045288\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,1]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/asp-dac47756.2020.9045288","relation":{},"subject":[],"published":{"date-parts":[[2020,1]]}}}