{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,5]],"date-time":"2026-09-05T17:31:41Z","timestamp":1788629501438,"version":"build-2803163510"},"reference-count":26,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,1]]},"DOI":"10.1109\/asp-dac47756.2020.9045303","type":"proceedings-article","created":{"date-parts":[[2020,3,27]],"date-time":"2020-03-27T08:27:10Z","timestamp":1585297630000},"page":"44-49","source":"Crossref","is-referenced-by-count":31,"title":["Template-based PDN Synthesis in Floorplan and Placement Using Classifier and CNN Techniques"],"prefix":"10.1109","author":[{"given":"Vidya A.","family":"Chhabria","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Andrew B.","family":"Kahng","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Minsoo","family":"Kim","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Uday","family":"Mallappa","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sachin S.","family":"Sapatnekar","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Bangqi","family":"Xu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.870071"},{"key":"ref11","year":"0","journal-title":"OpenCelerity Rocket core"},{"key":"ref12","first-page":"485","article-title":"Fast ?ip-chip power grid analysis via locality and grid shells","author":"chiprout","year":"2004","journal-title":"Proc ICCAD"},{"key":"ref13","author":"snyman","year":"2005","journal-title":"Practical Mathematical Optimization An Introduction to Basic Optimization Theory and Classical and New Gradient-Based Algorithms"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/5.726791"},{"key":"ref15","first-page":"807","article-title":"Recti?ed linear units improve restricted Boltzmann machines","author":"nair","year":"2010","journal-title":"Proc ICICM"},{"key":"ref16","article-title":"ADAM: A method for stochastic optimization","author":"kingma","year":"2015","journal-title":"Proc ICLR"},{"key":"ref17","article-title":"A multi-perspective approach to IC power grid development for 7nm based designs","author":"patil","year":"2019","journal-title":"ACM\/IEEE Design Automation Conference – Designer Track"},{"key":"ref18","first-page":"842","article-title":"Power delivery path?nding for emerging die-to-wafer integration technology","author":"kahng","year":"2019","journal-title":"Proc DATE"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2451916.2451925"},{"key":"ref4","first-page":"669","article-title":"Power grid simulation via ef?cient sampling-based sensitivity analysis and hierarchical symbolic relaxation","author":"li","year":"2005","journal-title":"Proc DAC"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2000.855294"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1999.781236"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2523908"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-DAT.2014.6834874"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.829809"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2001.968685"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2872334.2872353"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/513918.513936"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228499"},{"key":"ref22","year":"0","journal-title":"OpenCelerity Vanilla core"},{"key":"ref21","year":"0","journal-title":"Black Parrot"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2008.4483978"},{"key":"ref23","year":"0","journal-title":"Arianespace"},{"key":"ref26","year":"0","journal-title":"Cadence Innovus User Guide"},{"key":"ref25","year":"0","journal-title":"Cadence-Voltus IC Power Integrity User Guide"}],"event":{"name":"2020 25th Asia and South Pacific Design Automation Conference (ASP-DAC)","location":"Beijing, China","start":{"date-parts":[[2020,1,13]]},"end":{"date-parts":[[2020,1,16]]}},"container-title":["2020 25th Asia and South Pacific Design Automation Conference (ASP-DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9036752\/9045099\/09045303.pdf?arnumber=9045303","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,27]],"date-time":"2022-06-27T11:44:00Z","timestamp":1656330240000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9045303\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,1]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/asp-dac47756.2020.9045303","relation":{},"subject":[],"published":{"date-parts":[[2020,1]]}}}