{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,31]],"date-time":"2026-03-31T08:24:28Z","timestamp":1774945468901,"version":"3.50.1"},"reference-count":25,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,1]]},"DOI":"10.1109\/asp-dac47756.2020.9045326","type":"proceedings-article","created":{"date-parts":[[2020,3,27]],"date-time":"2020-03-27T08:27:10Z","timestamp":1585297630000},"page":"673-678","source":"Crossref","is-referenced-by-count":21,"title":["CMOS Annealing Machine: A Domain-Specific Architecture for Combinatorial Optimization Problem"],"prefix":"10.1109","author":[{"given":"Chihiro","family":"Yoshimura","sequence":"first","affiliation":[]},{"given":"Masato","family":"Hayashi","sequence":"additional","affiliation":[]},{"given":"Takashi","family":"Takemoto","sequence":"additional","affiliation":[]},{"given":"Masanao","family":"Yamaoka","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.15803\/ijnc.6.2_195"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1038\/srep16213"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"52","DOI":"10.1109\/ISSCC.2019.8662517","article-title":"A 2 × 30k-spin multichip scalable annealing processor based on a processing-in-memory approach for solving large-scale combinatorial optimization problems","author":"takemoto","year":"2019","journal-title":"2019 IEEE International Solid-State Circuits Conference (ISSCC)"},{"key":"ref13","first-page":"148c","article-title":"A Cloud-ready scalable annealing processor for solving large-scale combinatorial optimization problems","author":"hayashi","year":"2019","journal-title":"2019 Symp VLSI Technology"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.15803\/ijnc.7.2_154"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"194","DOI":"10.1038\/nature10012","article-title":"Quantum annealing with manufactured spins","volume":"473","author":"johnson","year":"2011","journal-title":"Nature"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"390","DOI":"10.1038\/s41586-019-1557-9","article-title":"Integer factorization using stochastic magnetic tunnel junctions","volume":"573","author":"borders","year":"2019","journal-title":"Nature"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MCSE.2009.11"},{"key":"ref18","article-title":"3D lattice Monte Carlo simulations on FPGAs","author":"gilman","year":"2013","journal-title":"International Conference on Computer Design (CDES"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1016\/j.jcp.2012.12.005"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1088\/0305-4470\/15\/10\/028"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1103\/RevModPhys.39.883"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"671","DOI":"10.1126\/science.220.4598.671","article-title":"Optimization by simulated annealing","volume":"220","author":"kirkpatrick","year":"1983","journal-title":"Science"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.3389\/fphy.2014.00005"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7063111"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ECCTD.2013.6662276"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3282307"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2498601"},{"key":"ref1","author":"rupp","year":"2018","journal-title":"42 Years of Microprocessor Trend Data"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS.2016.7604797"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240806"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2017.2775618"},{"key":"ref24","article-title":"Oscillator-based Ising machine","author":"wang","year":"2017","journal-title":"arXiv 1709 08102"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1587\/transinf.2017RCP0015"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1038\/s41598-019-49699-5"}],"event":{"name":"2020 25th Asia and South Pacific Design Automation Conference (ASP-DAC)","location":"Beijing, China","start":{"date-parts":[[2020,1,13]]},"end":{"date-parts":[[2020,1,16]]}},"container-title":["2020 25th Asia and South Pacific Design Automation Conference (ASP-DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9036752\/9045099\/09045326.pdf?arnumber=9045326","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,27]],"date-time":"2022-06-27T11:44:01Z","timestamp":1656330241000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9045326\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,1]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/asp-dac47756.2020.9045326","relation":{},"subject":[],"published":{"date-parts":[[2020,1]]}}}