{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T00:57:38Z","timestamp":1725584258073},"reference-count":29,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,1]]},"DOI":"10.1109\/asp-dac47756.2020.9045406","type":"proceedings-article","created":{"date-parts":[[2020,3,27]],"date-time":"2020-03-27T12:27:10Z","timestamp":1585312030000},"page":"375-380","source":"Crossref","is-referenced-by-count":1,"title":["Towards Automatic Hardware Synthesis from Formal Specification to Implementation"],"prefix":"10.1109","author":[{"given":"Fritjof","family":"Bornebusch","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christoph","family":"Luth","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Robert","family":"Wille","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rolf","family":"Drechsler","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3110268"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-15228-3"},{"key":"ref12","first-page":"37","article-title":"Formal Specification Level","author":"drechsler","year":"2012","journal-title":"Forum on specification and Design Languages (FDL)"},{"key":"ref13","first-page":"129","article-title":"Efficient representation and simulation of model-based designs","author":"falk","year":"2006","journal-title":"Forum on specification and Design Languages (FDL)"},{"key":"ref14","first-page":"9:1","article-title":"Pi-ware: Hardware description and verification in agda","author":"flor","year":"2015","journal-title":"Proceedings of the International Conference on Types for Proofs and Programs (TYPES)"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2543581.2543588"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/s12046-009-0001-5"},{"journal-title":"System Design with SystemC","year":"2002","author":"grotker","key":"ref17"},{"journal-title":"Inc A S I Systemc synthesizable subset version 1 4 7","year":"0","key":"ref18"},{"key":"ref19","article-title":"Compcert – a formally verified optimizing compiler","author":"leroy","year":"2016","journal-title":"Embedded Real-Time Software (ERTS)"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.5220\/0005997700700075"},{"key":"ref4","article-title":"Interactive Theorem Proving and Program Development - Coq’Art: The Calculus of Inductive Constructions","author":"bertot","year":"2004","journal-title":"Texts in Theoretical Computer Science An EATCS Series"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2016.2544850"},{"key":"ref3","first-page":"17","article-title":"Using rewriting to synthesize functional languages to digital circuits","author":"baaij","year":"2013","journal-title":"Functional Programming Trends"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-03359-9_6"},{"key":"ref29","first-page":"1","article-title":"Smt-based stimuli generation in the systemc verification library","author":"wille","year":"2009","journal-title":"Forum on specification and Design Languages (FDL)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/289423.289440"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2220336.2220350"},{"key":"ref7","first-page":"159","article-title":"Constructing correct circuits: Verification of functional aspects of hardware specifications with dependent types","author":"brady","year":"2007","journal-title":"Functional Programming Trends"},{"key":"ref2","first-page":"714","article-title":"C?ash: Structural descriptions of synchronous hardware using haskell","author":"baaij","year":"2010","journal-title":"Euromicro Conference on Digital System Design (DSD)"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.7551\/mitpress\/9153.001.0001"},{"journal-title":"The Designer’s Guide to VHDL","year":"2002","author":"ashenden","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-69407-6_39"},{"journal-title":"Object Constraint Language","year":"2014","key":"ref22"},{"journal-title":"ESL Design and Verification A Prescription for Electronic System Level Methodology","year":"2007","author":"martin","key":"ref21"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126616400211"},{"journal-title":"OMG Systems Modeling Language (OMG SysML)","year":"2015","key":"ref23"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2013.6654618"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-15975-4_39"}],"event":{"name":"2020 25th Asia and South Pacific Design Automation Conference (ASP-DAC)","start":{"date-parts":[[2020,1,13]]},"location":"Beijing, China","end":{"date-parts":[[2020,1,16]]}},"container-title":["2020 25th Asia and South Pacific Design Automation Conference (ASP-DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9036752\/9045099\/09045406.pdf?arnumber=9045406","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,27]],"date-time":"2022-06-27T15:45:24Z","timestamp":1656344724000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9045406\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,1]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/asp-dac47756.2020.9045406","relation":{},"subject":[],"published":{"date-parts":[[2020,1]]}}}