{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T15:45:34Z","timestamp":1759160734859,"version":"3.28.0"},"reference-count":20,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,1]]},"DOI":"10.1109\/asp-dac47756.2020.9045595","type":"proceedings-article","created":{"date-parts":[[2020,3,27]],"date-time":"2020-03-27T12:27:10Z","timestamp":1585312030000},"page":"85-90","source":"Crossref","is-referenced-by-count":25,"title":["Co-Exploring Neural Architecture and Network-on-Chip Design for Real-Time Artificial Intelligence"],"prefix":"10.1109","author":[{"given":"Lei","family":"Yang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Weiwen","family":"Jiang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Weichen","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Edwin H. M.","family":"Sha","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yiyu","family":"Shi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jingtong","family":"Hu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3289602.3293988"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3358192"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-019-0307-1"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2968455.2968510"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2017.2777863"},{"journal-title":"Versal The First Adaptive Compute Acceleration Platform (ACAP)","year":"2018","key":"ref15"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"96","DOI":"10.1006\/jpdc.1997.1404","article-title":"Multilevelk-way partitioning scheme for irregular graphs","volume":"48","author":"karypis","year":"1998","journal-title":"Journal of Parallel and Distributed Computing"},{"key":"ref17","first-page":"406","article-title":"An efficient algorithm for the physical mapping of clustered task graphs onto multiprocessor architectures","author":"koziris","year":"2000","journal-title":"Proc EMPD"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"161","DOI":"10.1145\/2684746.2689060","article-title":"Optimizing fpga-based accelerator design for deep convolutional neural networks","author":"zhang","year":"2015","journal-title":"Proc of FPGA"},{"year":"2019","author":"li","key":"ref19"},{"key":"ref4","volume":"abs 1703 1041","author":"real","year":"2017","journal-title":"Large-scale evolution of image classifiers"},{"key":"ref3","article-title":"Designing neural network architectures using reinforcement learning","volume":"abs 1611 2167","author":"baker","year":"2016","journal-title":"CoRR"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317757"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV.2017.154"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00012"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2857098"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2018.00907"},{"key":"ref1","article-title":"Neural architecture search with reinforcement learning","author":"zoph","year":"2016","journal-title":"arXiv preprint arXiv 1611 01578"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2018.022071131"},{"key":"ref20","article-title":"Fbnet: Hardware-aware efficient convnet design via differentiable neural architecture search","volume":"abs 1812 3443","author":"wu","year":"2018","journal-title":"CoRR"}],"event":{"name":"2020 25th Asia and South Pacific Design Automation Conference (ASP-DAC)","start":{"date-parts":[[2020,1,13]]},"location":"Beijing, China","end":{"date-parts":[[2020,1,16]]}},"container-title":["2020 25th Asia and South Pacific Design Automation Conference (ASP-DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9036752\/9045099\/09045595.pdf?arnumber=9045595","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,27]],"date-time":"2022-06-27T15:44:00Z","timestamp":1656344640000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9045595\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,1]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/asp-dac47756.2020.9045595","relation":{},"subject":[],"published":{"date-parts":[[2020,1]]}}}