{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T01:16:12Z","timestamp":1740100572871,"version":"3.37.3"},"reference-count":15,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,1,17]],"date-time":"2022-01-17T00:00:00Z","timestamp":1642377600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,1,17]],"date-time":"2022-01-17T00:00:00Z","timestamp":1642377600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"NSFC","doi-asserted-by":"publisher","award":["61972154"],"award-info":[{"award-number":["61972154"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,1,17]]},"DOI":"10.1109\/asp-dac52403.2022.9712532","type":"proceedings-article","created":{"date-parts":[[2022,2,21]],"date-time":"2022-02-21T22:39:17Z","timestamp":1645483157000},"page":"389-394","source":"Crossref","is-referenced-by-count":2,"title":["Optimal Loop Tiling for Minimizing Write Operations on NVMs with Complete Memory Latency Hiding"],"prefix":"10.1109","author":[{"given":"Rui","family":"Xu","sequence":"first","affiliation":[{"name":"Ministry of Education,Software\/Hardware Co-design Engineering Research Center,Shanghai,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Edwin Hsing.-Mean","family":"Sha","sequence":"additional","affiliation":[{"name":"Ministry of Education,Software\/Hardware Co-design Engineering Research Center,Shanghai,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Qingfeng","family":"Zhuge","sequence":"additional","affiliation":[{"name":"Ministry of Education,Software\/Hardware Co-design Engineering Research Center,Shanghai,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuhong","family":"Song","sequence":"additional","affiliation":[{"name":"School of Computer Science and Technology, East China Normal University,Shanghai,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jingzhi","family":"Lin","sequence":"additional","affiliation":[{"name":"Ministry of Education,Software\/Hardware Co-design Engineering Research Center,Shanghai,China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/113445.113449"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/71.97902"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218612"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3447818.3462213"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2458523.2458526"},{"key":"ref15","first-page":"1","article-title":"Write mode aware loop tiling for high performance low power volatile pcm","author":"qiu","year":"0","journal-title":"2014 51st ACM\/EDAC\/IEEE Design Automation Conference (DAC)"},{"key":"ref4","article-title":"Improving read performance of phase change memories via write cancellation and write pausing","author":"qureshi","year":"0","journal-title":"11th International Symposium on High-Performance Computer Architecture"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/NVMSA.2015.7304358"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3394885.3431529"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.45"},{"key":"ref8","article-title":"Efficient algorithms with asymmetric read and write costs","author":"blelloch","year":"2015","journal-title":"ArXiv Preprint"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3210377.3210380"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2202700"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD50377.2020.00075"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/71.862210"}],"event":{"name":"2022 27th Asia and South Pacific Design Automation Conference (ASP-DAC)","start":{"date-parts":[[2022,1,17]]},"location":"Taipei, Taiwan","end":{"date-parts":[[2022,1,20]]}},"container-title":["2022 27th Asia and South Pacific Design Automation Conference (ASP-DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9712466\/9712479\/09712532.pdf?arnumber=9712532","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,20]],"date-time":"2022-06-20T21:17:19Z","timestamp":1655759839000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9712532\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,1,17]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/asp-dac52403.2022.9712532","relation":{},"subject":[],"published":{"date-parts":[[2022,1,17]]}}}