{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T16:48:38Z","timestamp":1773247718876,"version":"3.50.1"},"reference-count":30,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,1,17]],"date-time":"2022-01-17T00:00:00Z","timestamp":1642377600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,1,17]],"date-time":"2022-01-17T00:00:00Z","timestamp":1642377600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001659","name":"German Research Foundation (DFG), project","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001659","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,1,17]]},"DOI":"10.1109\/asp-dac52403.2022.9712552","type":"proceedings-article","created":{"date-parts":[[2022,2,21]],"date-time":"2022-02-21T22:39:17Z","timestamp":1645483157000},"page":"410-416","source":"Crossref","is-referenced-by-count":28,"title":["A Versatile Mapping Approach for Technology Mapping and Graph Optimization"],"prefix":"10.1109","author":[{"given":"Alessandro Tempia","family":"Calvino","sequence":"first","affiliation":[{"name":"EPFL,Integrated Systems Laboratory,Lausanne,Switzerland"}]},{"given":"Heinz","family":"Riener","sequence":"additional","affiliation":[{"name":"EPFL,Integrated Systems Laboratory,Lausanne,Switzerland"}]},{"given":"Shubham","family":"Rai","sequence":"additional","affiliation":[{"name":"Chair for Processor Design, TU Dresden,Dresden,Germany"}]},{"given":"Akash","family":"Kumar","sequence":"additional","affiliation":[{"name":"Chair for Processor Design, TU Dresden,Dresden,Germany"}]},{"given":"Giovanni","family":"De Micheli","sequence":"additional","affiliation":[{"name":"EPFL,Integrated Systems Laboratory,Lausanne,Switzerland"}]}],"member":"263","reference":[{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2018.8297400"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3394885.3431606"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9474112"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1016\/S0304-3975(99)00182-6"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-14295-6_5"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296425"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/43.273754"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/277044.277142"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/43.329262"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/264995.264996"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2897703"},{"key":"ref4","article-title":"Are XORs in logic synthesis really necessary?","author":"h\u00e1le?ek","year":"2017","journal-title":"Proc DDECS"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.882119"},{"key":"ref27","article-title":"The EPFL combinational benchmark suite","author":"amar\u00f9","year":"2015","journal-title":"Proc IWLS"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"806","DOI":"10.1109\/TCAD.2015.2488484","article-title":"Majority-inverter graph: A new paradigm for logic optimization","volume":"35","author":"ama\u00fa","year":"2016","journal-title":"IEEE Trans CAD"},{"key":"ref6","article-title":"Three-input gates for logic synthesis","author":"marakkalage","year":"2020","journal-title":"Trans CAD"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858312"},{"key":"ref29","article-title":"The EPFL logic synthesis libraries","volume":"abs 1805 5121","author":"soeken","year":"2019","journal-title":"CoRR"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3299874.3317980"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317905"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593158"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2009.2028609"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.804386"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147048"},{"key":"ref22","article-title":"FRAIGs: A unifying representation for logic synthesis and verification","author":"mishchenko","year":"2005","journal-title":"Tech Rep"},{"key":"ref21","article-title":"LUT mapping and optimization for majority-inverter graphs","author":"haaswijk","year":"2016","journal-title":"Proc IWLS"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715185"},{"key":"ref23","author":"chatterjee","year":"2007","journal-title":"On Algorithms for Technology Mapping"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.887925"},{"key":"ref25","author":"yang","year":"1991","journal-title":"Logic Synthesis and Optimization Benchmarks User Guide Version 3 0"}],"event":{"name":"2022 27th Asia and South Pacific Design Automation Conference (ASP-DAC)","location":"Taipei, Taiwan","start":{"date-parts":[[2022,1,17]]},"end":{"date-parts":[[2022,1,20]]}},"container-title":["2022 27th Asia and South Pacific Design Automation Conference (ASP-DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9712466\/9712479\/09712552.pdf?arnumber=9712552","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,13]],"date-time":"2022-06-13T21:08:51Z","timestamp":1655154531000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9712552\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,1,17]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/asp-dac52403.2022.9712552","relation":{},"subject":[],"published":{"date-parts":[[2022,1,17]]}}}