{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,20]],"date-time":"2026-02-20T18:47:04Z","timestamp":1771613224975,"version":"3.50.1"},"reference-count":64,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,1,17]],"date-time":"2022-01-17T00:00:00Z","timestamp":1642377600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,1,17]],"date-time":"2022-01-17T00:00:00Z","timestamp":1642377600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,1,17]]},"DOI":"10.1109\/asp-dac52403.2022.9712577","type":"proceedings-article","created":{"date-parts":[[2022,2,21]],"date-time":"2022-02-21T22:39:17Z","timestamp":1645483157000},"page":"100-107","source":"Crossref","is-referenced-by-count":6,"title":["Analog\/Mixed-Signal Circuit Synthesis Enabled by the Advancements of Circuit Architectures and Machine Learning Algorithms"],"prefix":"10.1109","author":[{"given":"Shiyu","family":"Su","sequence":"first","affiliation":[{"name":"University of Southern California,Ming Hsieh Department of Electrical and Computer Engineering,Los Angeles,CA,90089"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Qiaochu","family":"Zhang","sequence":"additional","affiliation":[{"name":"University of Southern California,Ming Hsieh Department of Electrical and Computer Engineering,Los Angeles,CA,90089"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohsen","family":"Hassanpourghadi","sequence":"additional","affiliation":[{"name":"University of Southern California,Ming Hsieh Department of Electrical and Computer Engineering,Los Angeles,CA,90089"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Juzheng","family":"Liu","sequence":"additional","affiliation":[{"name":"University of Southern California,Ming Hsieh Department of Electrical and Computer Engineering,Los Angeles,CA,90089"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rezwan A","family":"Rasul","sequence":"additional","affiliation":[{"name":"University of Southern California,Ming Hsieh Department of Electrical and Computer Engineering,Los Angeles,CA,90089"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mike Shuo-Wei","family":"Chen","sequence":"additional","affiliation":[{"name":"University of Southern California,Ming Hsieh Department of Electrical and Computer Engineering,Los Angeles,CA,90089"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC52403.2022.9712575"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3105028"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317800"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062192"},{"key":"ref31","article-title":"A 10GS\/s 8b 25fjlc-s 2850um2 Two-Step Time-domain ADC Using Delay-Tracking Pipelined-SAR TDC with 500fs Time Step in 14nm CMOS Technology","author":"liu","year":"0","journal-title":"2022 IEEE International Solid-State Circuits Conference-(ISSCC)"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2019.8780180"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062961"},{"key":"ref36","first-page":"1","article-title":"A time-approximation filter for direct RF transmitter","author":"su","year":"2020","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"ref35","first-page":"1","article-title":"A fully synthesized 0. 4V 77dB SFDR reprogrammable SRMC filter using digital standard cells","author":"liu","year":"2015","journal-title":"2015 IEEE Custom Integrated Circuits Conference (CICC)"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2255671"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415686"},{"key":"ref62","article-title":"Automated analog mixed signal IP generator for CMOS technologies","author":"hassanpourghadi","year":"2019","journal-title":"GOMACTech"},{"key":"ref61","year":"0","journal-title":"AMPSE"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2959484"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3323471"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2656864"},{"key":"ref64","year":"0","journal-title":"PTM"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2774280"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2018.8357055"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2018.8297357"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3021279"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2385752"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2010.5617586"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342094"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.884231"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/4.823449"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2018.8357061"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2961322"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.806600"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643445"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415687"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586236"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1145\/3456722"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/SMACD.2019.8795282"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.129"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2012.90"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/SMACD.2019.8795293"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310333"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/43.44506"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2871143"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"845","DOI":"10.1109\/JSSC.2015.2511164","article-title":"A 2. 7 mW\/channel 48-1000 MHz direct sampling full-band cable receiver","volume":"51","author":"wu","year":"2016","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2253219"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.857417"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2348311"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2577858"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2074950"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2596770"},{"key":"ref19","article-title":"A fractional-N digital MDLL with background two-point DTC calibration","author":"zhang","year":"2021","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2018.8357060"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2016.7598267"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.819167"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/35.393001"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3023882"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2021034"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2003.821306"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2594026"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1145\/514028.514030"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268887"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2768826"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2504329"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2003.1249422"},{"key":"ref41","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1109\/43.905671","article-title":"Optimal design of a CMOS op-amp via geometric programming","volume":"20","author":"boyd","year":"2001","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065808"},{"key":"ref43","doi-asserted-by":"crossref","first-page":"317","DOI":"10.1109\/ICCAD.2002.1167553","article-title":"Design of pipeline analog-to-digital converters via geometric programming","author":"del mar hershenson","year":"2002","journal-title":"Proceedings of the 2002 IEEE\/ACM international conference on Computer-Aided design (ICCAD)"}],"event":{"name":"2022 27th Asia and South Pacific Design Automation Conference (ASP-DAC)","location":"Taipei, Taiwan","start":{"date-parts":[[2022,1,17]]},"end":{"date-parts":[[2022,1,20]]}},"container-title":["2022 27th Asia and South Pacific Design Automation Conference (ASP-DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9712466\/9712479\/09712577.pdf?arnumber=9712577","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,11,17]],"date-time":"2023-11-17T21:50:00Z","timestamp":1700257800000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9712577\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,1,17]]},"references-count":64,"URL":"https:\/\/doi.org\/10.1109\/asp-dac52403.2022.9712577","relation":{},"subject":[],"published":{"date-parts":[[2022,1,17]]}}}