{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T10:50:20Z","timestamp":1730199020083,"version":"3.28.0"},"reference-count":21,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,1,22]],"date-time":"2024-01-22T00:00:00Z","timestamp":1705881600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,1,22]],"date-time":"2024-01-22T00:00:00Z","timestamp":1705881600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,1,22]]},"DOI":"10.1109\/asp-dac58780.2024.10473793","type":"proceedings-article","created":{"date-parts":[[2024,3,25]],"date-time":"2024-03-25T19:06:53Z","timestamp":1711393613000},"page":"933-938","source":"Crossref","is-referenced-by-count":0,"title":["Microscope: Causality Inference Crossing the Hardware and Software Boundary from Hardware Perspective"],"prefix":"10.1109","author":[{"given":"Zhaoxiang","family":"Liu","sequence":"first","affiliation":[{"name":"Kansas State University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kejun","family":"Chen","sequence":"additional","affiliation":[{"name":"Kansas State University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dean","family":"Sullivan","sequence":"additional","affiliation":[{"name":"University of New Hampshire"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Orlando","family":"Arias","sequence":"additional","affiliation":[{"name":"University of Massachusetts Lowel"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Raj","family":"Dutta","sequence":"additional","affiliation":[{"name":"Silicon Assurance"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yier","family":"Jin","sequence":"additional","affiliation":[{"name":"University of Science and Technology of China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaolong","family":"Guo","sequence":"additional","affiliation":[{"name":"Kansas State University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2017.2714641"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.5555\/3361338.3361356"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00071"},{"key":"ref4","first-page":"209","article-title":"Klee: unassisted and automatic generation of high-coverage tests for complex systems programs","volume":"8","author":"Cadar","year":"2008","journal-title":"OSDI"},{"volume-title":"Yosys open synthesis suite","year":"2016","author":"Wolf","key":"ref5"},{"volume-title":"Cadence, JasperGold Platform and Formal Property Verification App User Guide","year":"2021","key":"ref6"},{"volume-title":"Synopsys, VC Formal Verification User Guide, December 2019, Version P-2019.06-SP2","key":"ref7"},{"volume-title":"Causal inference in statistics: A primer","year":"2016","author":"Glymour","key":"ref8"},{"volume-title":"Common weakness enumeration","year":"2022","key":"ref9"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ASICON.2009.5351246"},{"volume-title":"Cwe-1262: Improper access control for register interface","year":"2020","author":"Fern","key":"ref11"},{"volume-title":"Cwe-1234: Hardware internal or debug modes allow override of locks","year":"2020","author":"Kanuparthi","key":"ref12"},{"volume-title":"Cwe-1245: Improper finite state machines (fsms) in hardware logic","year":"2020","author":"Kanuparthi","key":"ref13"},{"volume-title":"DarkRISCV: An open-source risc-v processor","key":"ref14"},{"volume-title":"RISCVmini: simple risc-v 3-stage pipeline written in chisel","key":"ref15"},{"volume-title":"Or1200: An open-source implementation of the openrisc 1200 processor","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3508352.3549369"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-78800-3_24"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3447867"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2872362.2872395"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.14722\/ndss.2018.23306"}],"event":{"name":"2024 29th Asia and South Pacific Design Automation Conference (ASP-DAC)","start":{"date-parts":[[2024,1,22]]},"location":"Incheon, Korea, Republic of","end":{"date-parts":[[2024,1,25]]}},"container-title":["2024 29th Asia and South Pacific Design Automation Conference (ASP-DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10473777\/10473787\/10473793.pdf?arnumber=10473793","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,26]],"date-time":"2024-03-26T22:02:46Z","timestamp":1711490566000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10473793\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,1,22]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/asp-dac58780.2024.10473793","relation":{},"subject":[],"published":{"date-parts":[[2024,1,22]]}}}