{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,7]],"date-time":"2026-04-07T21:51:45Z","timestamp":1775598705168,"version":"3.50.1"},"reference-count":25,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,1,22]],"date-time":"2024-01-22T00:00:00Z","timestamp":1705881600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,1,22]],"date-time":"2024-01-22T00:00:00Z","timestamp":1705881600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100008416","name":"Wuhan National Laboratory for Optoelectronics","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100008416","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,1,22]]},"DOI":"10.1109\/asp-dac58780.2024.10473849","type":"proceedings-article","created":{"date-parts":[[2024,3,25]],"date-time":"2024-03-25T19:06:53Z","timestamp":1711393613000},"page":"805-811","source":"Crossref","is-referenced-by-count":4,"title":["LOSSS-Logic Synthesis based on Several Stateful logic gates for high time-efficient computing"],"prefix":"10.1109","author":[{"given":"Yihong","family":"Hu","sequence":"first","affiliation":[{"name":"National University of Defense Technology,College of Computer,Changsha,China,410073"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nuo","family":"Xu","sequence":"additional","affiliation":[{"name":"National University of Defense Technology,College of Computer,Changsha,China,410073"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chaochao","family":"Feng","sequence":"additional","affiliation":[{"name":"National University of Defense Technology,College of Computer,Changsha,China,410073"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wei","family":"Tong","sequence":"additional","affiliation":[{"name":"Huazhong University of Science and Technology,Wuhan National Laboratory for Optoelectronics,Wuhan,China,430074"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kang","family":"Liu","sequence":"additional","affiliation":[{"name":"National University of Defense Technology,College of Computer,Changsha,China,410073"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Liang","family":"Fang","sequence":"additional","affiliation":[{"name":"National University of Defense Technology,College of Computer,Changsha,China,410073"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2019.2934048"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1038\/nature06932"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1038\/nature08940"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2019.00-10"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1002\/aelm.201800189"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1002\/pssr.202100208"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1002\/pssr.201800629"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1002\/pssr.201900033"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7168600"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1002\/aisy.201900082"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3465371"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2023.3268137"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2931188"},{"issue":"March 2017","key":"ref14","article-title":"Digital Logic Synthesis for Memristors","volume-title":"Proceedings of the Reed-Muller Workshop","author":"Perkowski"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203782"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8714939"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415681"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SOC46417.2020.9344095"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2021.102232"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240811"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2763171"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942111"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2016.2545412"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/800125.804049"},{"issue":"ii","key":"ref25","article-title":"The EPFL Combinational Benchmark Suite","volume-title":"Proc. 24th Int. Work. Log. & Synth.","author":"Amar\u00fa"}],"event":{"name":"2024 29th Asia and South Pacific Design Automation Conference (ASP-DAC)","location":"Incheon, Korea, Republic of","start":{"date-parts":[[2024,1,22]]},"end":{"date-parts":[[2024,1,25]]}},"container-title":["2024 29th Asia and South Pacific Design Automation Conference (ASP-DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10473777\/10473787\/10473849.pdf?arnumber=10473849","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,26]],"date-time":"2024-03-26T22:03:29Z","timestamp":1711490609000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10473849\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,1,22]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/asp-dac58780.2024.10473849","relation":{},"subject":[],"published":{"date-parts":[[2024,1,22]]}}}