{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,11]],"date-time":"2026-07-11T15:42:13Z","timestamp":1783784533933,"version":"3.55.0"},"reference-count":26,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,1,22]],"date-time":"2024-01-22T00:00:00Z","timestamp":1705881600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,1,22]],"date-time":"2024-01-22T00:00:00Z","timestamp":1705881600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,1,22]]},"DOI":"10.1109\/asp-dac58780.2024.10473947","type":"proceedings-article","created":{"date-parts":[[2024,3,25]],"date-time":"2024-03-25T19:06:53Z","timestamp":1711393613000},"page":"146-152","source":"Crossref","is-referenced-by-count":8,"title":["BNN-Flip: Enhancing the Fault Tolerance and Security of Compute-in-Memory Enabled Binary Neural Network Accelerators"],"prefix":"10.1109","author":[{"given":"Akul","family":"Malhotra","sequence":"first","affiliation":[{"name":"Purdue University,West Lafayette,Indiana,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chunguang","family":"Wang","sequence":"additional","affiliation":[{"name":"Purdue University,West Lafayette,Indiana,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sumeet Kumar","family":"Gupta","sequence":"additional","affiliation":[{"name":"Purdue University,West Lafayette,Indiana,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342235"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-46493-0_32"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2018.8465935"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342199"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2963616"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ITC50671.2022.00061"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1609\/aaai.v34i09.7123"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116549"},{"key":"ref9","first-page":"499","article-title":"A low cost weight obfuscation scheme for security enhancement of reram based neural network accelerators","volume-title":"2021 26th Asia and South Pacific Design Automation Conference (ASP-DAC)","author":"Wang"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2014.12"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942041"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.23919\/DATE54114.2022.9774523"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2017.2776980"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2019.00017"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI54635.2022.00065"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI54635.2022.00044"},{"key":"ref17","doi-asserted-by":"crossref","DOI":"10.1145\/3400302.3415678","article-title":"Xor-cim: Compute-in-memory sram architecture with embedded xor encryption","volume-title":"Proceedings of the 39th International Conference on Computer-Aided Design","author":"Huang"},{"key":"ref18","first-page":"515","article-title":"Csi nn: Reverse engineering of neural network architectures through electromagnetic side channel","volume-title":"Proceedings of the 28th USENIX Conference on Security Symposium","author":"Batina"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3274694.3274696"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/276698.276705"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD53106.2021.00016"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/3287624.3287707"},{"key":"ref23","volume-title":"Design space exploration and comparative evaluation of memory technologies for synaptic crossbar arrays: Device-circuit non-idealities and system accuracy","author":"Wang","year":"2023"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/DRC.2018.8442136"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2016.2545412"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/DAC56929.2023.10247835"}],"event":{"name":"2024 29th Asia and South Pacific Design Automation Conference (ASP-DAC)","location":"Incheon, Korea, Republic of","start":{"date-parts":[[2024,1,22]]},"end":{"date-parts":[[2024,1,25]]}},"container-title":["2024 29th Asia and South Pacific Design Automation Conference (ASP-DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10473777\/10473787\/10473947.pdf?arnumber=10473947","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,26]],"date-time":"2024-03-26T21:48:46Z","timestamp":1711489726000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10473947\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,1,22]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/asp-dac58780.2024.10473947","relation":{},"subject":[],"published":{"date-parts":[[2024,1,22]]}}}