{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T21:34:13Z","timestamp":1773264853019,"version":"3.50.1"},"reference-count":20,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,1,19]],"date-time":"2026-01-19T00:00:00Z","timestamp":1768780800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,1,19]],"date-time":"2026-01-19T00:00:00Z","timestamp":1768780800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,1,19]]},"DOI":"10.1109\/asp-dac66049.2026.11420303","type":"proceedings-article","created":{"date-parts":[[2026,3,10]],"date-time":"2026-03-10T19:51:15Z","timestamp":1773172275000},"page":"793-799","source":"Crossref","is-referenced-by-count":0,"title":["DCLOG: Don\u2019t Cares-based Logic Optimization using Pre-training Graph Neural Networks"],"prefix":"10.1109","author":[{"given":"Rongliang","family":"Fu","sequence":"first","affiliation":[{"name":"The Chinese University of Hong Kong,Department of Computer Science and Engineering,Hong Kong,China"}]},{"given":"Libo","family":"Shen","sequence":"additional","affiliation":[{"name":"The Chinese University of Hong Kong,Department of Computer Science and Engineering,Hong Kong,China"}]},{"given":"Ziyi","family":"Wang","sequence":"additional","affiliation":[{"name":"The Chinese University of Hong Kong,Department of Computer Science and Engineering,Hong Kong,China"}]},{"given":"Zhengxing","family":"Lei","sequence":"additional","affiliation":[{"name":"Xi’an Jiaotong University,Faculty of Electronic and Information Engineering,Xi’an,China"}]},{"given":"Zixiao","family":"Wang","sequence":"additional","affiliation":[{"name":"The Chinese University of Hong Kong,Department of Computer Science and Engineering,Hong Kong,China"}]},{"given":"Junying","family":"Huang","sequence":"additional","affiliation":[{"name":"Institute of Computing Technology, CAS,SKLP,Beijing,China"}]},{"given":"Bei","family":"Yu","sequence":"additional","affiliation":[{"name":"The Chinese University of Hong Kong,Department of Computer Science and Engineering,Hong Kong,China"}]},{"given":"Tsung-Yi","family":"Ho","sequence":"additional","affiliation":[{"name":"The Chinese University of Hong Kong,Department of Computer Science and Engineering,Hong Kong,China"}]}],"member":"263","reference":[{"key":"ref1","article-title":"Synthesis and Optimization of Digital Circuits","volume-title":"McGraw-Hill Higher Education","author":"Micheli","year":"1994"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC63849.2025.11132399"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147048"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC52403.2022.9712552"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.23919\/DATE58400.2024.10546807"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2897703"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/43.3211"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2023.3256341"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/264995.264996"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2488484"},{"key":"ref11","first-page":"61","article-title":"Functionality matters in netlist representation learning","volume-title":"ACM\/IEEE Design Automation Conference (DAC)","author":"Wang"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2024.3434464"},{"key":"ref13","first-page":"667","article-title":"Deepgate: Learning neural representations of logic gates","volume-title":"ACM\/IEEE Design Automation Conference (DAC)","author":"Li"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD57390.2023.10323798"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC52403.2022.9712526"},{"key":"ref16","article-title":"Scalable logic synthesis using a simple circuit structure","volume-title":"IEEE\/ACM International Workshop on Logic Synthesis","author":"Mishchenko"},{"key":"ref17","article-title":"Rectifier nonlinearities improve neural network acoustic models","volume-title":"International Conference on Machine Learning (ICML)","author":"Maas"},{"key":"ref18","article-title":"The EPFL logic synthesis libraries","volume-title":"arXiv:1805.05121v3","author":"Soeken","year":"2022"},{"key":"ref19","article-title":"The EPFL combinational benchmark suite","volume-title":"IEEE\/ACM International Workshop on Logic Synthesis","author":"Amara"},{"key":"ref20","article-title":"IWLS 2005 benchmarks","volume-title":"Cadence Research Laboratories at Berkeley, Tech. Rep.","author":"Albrecht","year":"2005"}],"event":{"name":"2026 31st Asia and South Pacific Design Automation Conference (ASP-DAC)","location":"Lantau, Hong Kong","start":{"date-parts":[[2026,1,19]]},"end":{"date-parts":[[2026,1,22]]}},"container-title":["2026 31st Asia and South Pacific Design Automation Conference (ASP-DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11420221\/11420229\/11420303.pdf?arnumber=11420303","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T05:31:41Z","timestamp":1773207101000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11420303\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,1,19]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/asp-dac66049.2026.11420303","relation":{},"subject":[],"published":{"date-parts":[[2026,1,19]]}}}