{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T21:21:17Z","timestamp":1773264077658,"version":"3.50.1"},"reference-count":36,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,1,19]],"date-time":"2026-01-19T00:00:00Z","timestamp":1768780800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,1,19]],"date-time":"2026-01-19T00:00:00Z","timestamp":1768780800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,1,19]]},"DOI":"10.1109\/asp-dac66049.2026.11420362","type":"proceedings-article","created":{"date-parts":[[2026,3,10]],"date-time":"2026-03-10T19:51:15Z","timestamp":1773172275000},"page":"844-850","source":"Crossref","is-referenced-by-count":0,"title":["CDACiM: A Charge-Domain Compute-in-Memory Macro for FP\/INT MAC Operations with Reconfigurable Capacitor Digital-Analog-Converter"],"prefix":"10.1109","author":[{"given":"Jinting","family":"Yao","sequence":"first","affiliation":[{"name":"Zhejiang University,Hangzhou,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zeyu","family":"Yang","sequence":"additional","affiliation":[{"name":"Zhejiang University,Hangzhou,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuxiao","family":"Jiang","sequence":"additional","affiliation":[{"name":"Zhejiang University,Hangzhou,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuxiao","family":"Yang","sequence":"additional","affiliation":[{"name":"Zhejiang University,Hangzhou,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zheyu","family":"Yan","sequence":"additional","affiliation":[{"name":"Zhejiang University,Hangzhou,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cheng","family":"Zhuo","sequence":"additional","affiliation":[{"name":"Zhejiang University,Hangzhou,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xunzhao","family":"Yin","sequence":"additional","affiliation":[{"name":"Zhejiang University,Hangzhou,China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2907488"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2880918"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2899730"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2963616"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2019.2934831"},{"key":"ref6","first-page":"224","article-title":"A Compute SRAM with Bit-Serial Integer\/Floating-Point Operations for Programmable In-Memory Vector Acceleration","volume-title":"2019 IEEE International Solid-State Circuits Conference - (ISSCC)","author":"Wang"},{"issue":"1","key":"ref7","first-page":"243","article-title":"ReDCIM: Reconfigurable Digital Computing-In-Memory Processor With Unified FP\/INT Pipeline for Cloud AI Acceleration","volume-title":"IEEE Journal of Solid-State Circuits","volume":"58","author":"Tu"},{"key":"ref8","first-page":"132","article-title":"A 4nm 6163 TOPS\/W\/b and 4790 TOPS\/mm2\/b SRAM-Based Digital-Computing-in-Memory Macro Supporting Bit-Width Flexibility and Simultaneous MAC and Weight Update","volume-title":"2023 IEEE International Solid-State Circuits Conference (ISSCC)","author":"Mori"},{"key":"ref9","first-page":"1","article-title":"COMB-MCM: Computing-on-Memory-Boundary NN Processor with Bipolar Bitwise Sparsity Optimization for Scalable Multi-Chiplet-Module Edge Machine Learning","volume-title":"2022 IEEE International Solid-State Circuits Conference (ISSCC)","volume":"65","author":"Zhu"},{"key":"ref10","first-page":"578","article-title":"A 28 nm 2.4 Mb\/mm2 and 6.9-16.3 TOPS\/mm2 eDRAM-LUT-Based Digital-Computing-in-Memory Macro with In-Memory Encoding and Refreshing","volume-title":"2024 IEEE International Solid-State Circuits Conference (ISSCC)","volume":"67","author":"He"},{"key":"ref11","first-page":"568","article-title":"A 16nm 96 Kb Integer\/Floating-Point Dual-Mode-Gain-Cell-Computing-in-Memory Macro Achieving 73.3163.3TOPS\/W and 33.2-91.2TFLOPS\/W for AI-Edge Devices","volume-title":"2024 IEEE International Solid-State Circuits Conference (ISSCC)","volume":"67","author":"Khwa"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731754"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365791"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067527"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067260"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2952773"},{"key":"ref17","first-page":"1","article-title":"C-nash: A novel ferroelectric computing-in-memory architecture for solving mixed strategy nash equilibrium","volume-title":"Proceedings of the 61st ACM\/IEEE Design Automation Conference","author":"Qian"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3649329.3656538"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2940649"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3649329.3655990"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2929245"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2025.3576941"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2025.3548871"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3108344"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/3649329.3655989"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062995"},{"issue":"11","key":"ref27","first-page":"4357","article-title":"SSM-CIM: An Efficient CIM Macro Featuring Single-Step Multi-bit MAC Computation for CNN Edge Inference","volume":"70","author":"Zhang","year":"2023","journal-title":"IEEE Transactions on Circuits and Systems I: Regular Papers"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/DAC63849.2025.11133264"},{"issue":"4","key":"ref29","doi-asserted-by":"crossref","first-page":"1037","DOI":"10.1109\/JSSC.2022.3232601","article-title":"A Charge Domain SRAM Compute-in-Memory Macro With C-2C Ladder-Based 8-Bit MAC Unit in 22-nm FinFET Process for Edge Inference","volume":"58","author":"Wang","year":"2023","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-024-46640-x"},{"key":"ref31","first-page":"1","article-title":"A 28-nm 50.1-TOPS\/W P-8T SRAM Compute-In-Memory Macro Design With BL Charge-Sharing-Based In-SRAM DAC\/ADC Operations","author":"Lee","year":"2023","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/DAC63849.2025.11133307"},{"key":"ref33","article-title":"A remedy to compute-in-memory with dynamic random access memory: 1fefet-1c technology for neuro-symbolic ai","author":"Yin","year":"2024","journal-title":"arXiv preprint arXiv:2410.15296"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731762"},{"issue":"1","key":"ref35","doi-asserted-by":"crossref","first-page":"196","DOI":"10.1109\/JSSC.2023.3309966","article-title":"A Floating-Point 6T SRAM In-Memory-Compute Macro Using Hybrid-Domain Structure for Advanced AI Edge Chips","volume":"59","author":"Wu","year":"2024","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"ref36","first-page":"1","article-title":"Addition is Most You Need: Efficient Floating-Point SRAM Compute-in-Memory by Harnessing Mantissa Addition","volume-title":"Proceedings of the 61st ACM\/IEEE Design Automation Conference","author":"Cao"}],"event":{"name":"2026 31st Asia and South Pacific Design Automation Conference (ASP-DAC)","location":"Lantau, Hong Kong","start":{"date-parts":[[2026,1,19]]},"end":{"date-parts":[[2026,1,22]]}},"container-title":["2026 31st Asia and South Pacific Design Automation Conference (ASP-DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11420221\/11420229\/11420362.pdf?arnumber=11420362","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T05:21:09Z","timestamp":1773206469000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11420362\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,1,19]]},"references-count":36,"URL":"https:\/\/doi.org\/10.1109\/asp-dac66049.2026.11420362","relation":{},"subject":[],"published":{"date-parts":[[2026,1,19]]}}}