{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T21:17:34Z","timestamp":1773263854023,"version":"3.50.1"},"reference-count":34,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,1,19]],"date-time":"2026-01-19T00:00:00Z","timestamp":1768780800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,1,19]],"date-time":"2026-01-19T00:00:00Z","timestamp":1768780800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,1,19]]},"DOI":"10.1109\/asp-dac66049.2026.11420469","type":"proceedings-article","created":{"date-parts":[[2026,3,10]],"date-time":"2026-03-10T19:51:15Z","timestamp":1773172275000},"page":"822-828","source":"Crossref","is-referenced-by-count":0,"title":["CombRewriter: Enabling Combinational Logic Simplification in MLIR-Based Hardware Compiler"],"prefix":"10.1109","author":[{"given":"Haisheng","family":"Zheng","sequence":"first","affiliation":[{"name":"HKUST (GZ)"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhuolun","family":"He","sequence":"additional","affiliation":[{"name":"CUHK"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shuo","family":"Yin","sequence":"additional","affiliation":[{"name":"CUHK"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuzhe","family":"Ma","sequence":"additional","affiliation":[{"name":"HKUST (GZ)"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bei","family":"Yu","sequence":"additional","affiliation":[{"name":"CUHK"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228584"},{"key":"ref2","article-title":"SpinalHDL: An Alternative Hardware Description Language","volume-title":"Free and Open source Software Developers\u2019 European Meeting","author":"Papon"},{"key":"ref3","article-title":"MyHDL: A Python-Based Hardware Description Language","author":"Decaluwe","year":"2004","journal-title":"Linux Journal"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3192366.3192379"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3445814.3446712"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.23919\/FPL.2017.8056860"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203780"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2018.8465576"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.50"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3623278.3624767"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.23919\/FMCAD.2018.8603014"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/memcod.2004.1459818"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3385412.3386024"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358292"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2996508"},{"key":"ref16","article-title":"MLIR as Hardware Compiler Infrastructure","author":"Eldridge"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/CGO51591.2021.9370308"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586216"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2004.1281665"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/800028.808480"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/357062.357071"},{"key":"ref22","article-title":"An Improved Algorithm for Matching Large Graphs","volume-title":"IAPR-TC15 International Workshop on Graph-Based Representations in Pattern Recognition","author":"Cordella"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/DAC63849.2025.11133110"},{"key":"ref24","article-title":"Circuit Representation Learning with Masked Gate Modeling and Verilog-AIG Alignment","volume-title":"International Conference on Learning Representations (ICLR)","author":"Wu"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.23919\/DATE64628.2025.10993244"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC58780.2024.10473925"},{"key":"ref27","doi-asserted-by":"crossref","DOI":"10.1145\/3613424.3623794","article-title":"Fast, Robust and Transferable Prediction for Hardware Logic Synthesis","volume-title":"IEEE\/ACM International Symposium on Microarchitecture","author":"Xu"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218643"},{"key":"ref29","article-title":"Inductive Representation Learning On Large Graphs","volume-title":"Annual Conference on Neural Information Processing Systems (NIPS)","author":"Hamilton"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/1102351.1102363"},{"key":"ref31","article-title":"Yosys-A Free Verilog Synthesis Suite","volume-title":"IEEE Austrian Workshop on Microelectronics (Austrochip)","author":"Wolf"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-14295-6_5"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2016.04.006"},{"key":"ref34","first-page":"2019","article-title":"OpenROAD: Toward a Self-Driving, Open-Source Digital Layout Implementation Tool Chain","volume-title":"Proceedings of Government Microcircuit Applications and Critical Technology Conference","author":"Ajayi"}],"event":{"name":"2026 31st Asia and South Pacific Design Automation Conference (ASP-DAC)","location":"Lantau, Hong Kong","start":{"date-parts":[[2026,1,19]]},"end":{"date-parts":[[2026,1,22]]}},"container-title":["2026 31st Asia and South Pacific Design Automation Conference (ASP-DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11420221\/11420229\/11420469.pdf?arnumber=11420469","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T05:17:29Z","timestamp":1773206249000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11420469\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,1,19]]},"references-count":34,"URL":"https:\/\/doi.org\/10.1109\/asp-dac66049.2026.11420469","relation":{},"subject":[],"published":{"date-parts":[[2026,1,19]]}}}