{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T21:22:26Z","timestamp":1773264146314,"version":"3.50.1"},"reference-count":47,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,1,19]],"date-time":"2026-01-19T00:00:00Z","timestamp":1768780800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,1,19]],"date-time":"2026-01-19T00:00:00Z","timestamp":1768780800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,1,19]]},"DOI":"10.1109\/asp-dac66049.2026.11420667","type":"proceedings-article","created":{"date-parts":[[2026,3,10]],"date-time":"2026-03-10T19:51:15Z","timestamp":1773172275000},"page":"653-659","source":"Crossref","is-referenced-by-count":0,"title":["MOSTAR: Multi-Stage Hierarchical Bayesian Optimization for Substructure-Aware High-Dimensional Analog Circuit Sizing"],"prefix":"10.1109","author":[{"given":"Weijian","family":"Fan","sequence":"first","affiliation":[{"name":"School of Software and Microelectronic"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Haoyi","family":"Zhang","sequence":"additional","affiliation":[{"name":"Peking University,School of Integrated Circuits"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Weibin","family":"Lin","sequence":"additional","affiliation":[{"name":"Shenzhen University,The College of Mechatronics and Control Engineering"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Runsheng","family":"Wang","sequence":"additional","affiliation":[{"name":"Peking University,School of Integrated Circuits"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yibo","family":"Lin","sequence":"additional","affiliation":[{"name":"Peking University,School of Integrated Circuits"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/43.848091"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICNN.1995.488968"},{"key":"ref3","volume-title":"Differential evolution.","author":"Feoktistov","year":"2006"},{"key":"ref4","article-title":"A tutorial on bayesian optimization","author":"Frazier","year":"2018","journal-title":"arXiv preprint arXiv:1807.02811"},{"key":"ref5","first-page":"542","article-title":"Efficient multi-objective synthesis for microwave components based on computational intelligence techniques","volume-title":"Proceedings of the 49th annual design automation conference","author":"Liu"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2018.8465872"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2008.07.007"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-008-9275-5"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/4235.996017"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TEVC.2007.892759"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS45731.2020.9181149"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586189"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218757"},{"key":"ref14","first-page":"1","article-title":"Pvtsizing: A turbo-rl-based batch-sampling optimization framework for pvt-robust analog circuit synthesis","volume-title":"Proceedings of the 61st ACM\/IEEE Design Automation Conference","author":"Kong"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2024.3522876"},{"key":"ref16","article-title":"Constrained bayesian optimization with max-value entropy search","author":"Perrone","year":"2019","journal-title":"arXiv preprint arXiv:1910.07003"},{"key":"ref17","first-page":"2187","article-title":"Parallel bayesian optimization of multiple noisy objectives with expected hypervolume improvement","volume":"34","author":"Daulton","year":"2021","journal-title":"Advances in Neural Information Processing Systems"},{"key":"ref18","article-title":"Uncertainty aware search framework for multiobjective bayesian optimization with constraints","author":"Belakaria","year":"2020","journal-title":"arXiv preprint arXiv:2008.07029"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3054811"},{"key":"ref20","first-page":"507","article-title":"Multi-objective bayesian optimization over highdimensional search spaces","author":"Daulton","year":"2022","journal-title":"Uncertainty in Artificial Intelligence. PMLR"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3121263"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC58780.2024.10473892"},{"key":"ref23","first-page":"9851","article-title":"Differentiable expected hypervolume improvement for parallel multi-objective bayesian optimization","volume":"33","author":"Daulton","year":"2020","journal-title":"Advances in Neural Information Processing Systems"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD57390.2023.10323923"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2015.2494218"},{"key":"ref26","article-title":"A tutorial on bayesian optimization of expensive cost functions, with application to active user modeling and hierarchical reinforcement learning","author":"Brochu","year":"2010","journal-title":"arXiv preprint arXiv:1012.2599"},{"key":"ref27","article-title":"Gaussian processes for regression","volume":"8","author":"Williams","year":"1995","journal-title":"Advances in neural information processing systems"},{"key":"ref28","article-title":"Gaussian processes and kernel methods: A review on connections and equivalences","author":"Kanagawa","year":"2018","journal-title":"arXiv preprint arXiv:1807.02582"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116329"},{"key":"ref30","first-page":"1","article-title":"Align: Open-source analog layout automation from the ground up","volume-title":"Proceedings of the 56th Annual Design Automation Conference 2019","author":"Kunal"},{"key":"ref31","article-title":"Cktgnn: Circuit graph neural network for electronic design automation","author":"Dong","year":"2023","journal-title":"arXiv preprint arXiv:2308.16406"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/LAD62341.2024.10691781"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2023.3236269"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2024.3385862"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS46773.2023.10181617"},{"key":"ref36","article-title":"Semi-supervised classification with graph convolutional networks","author":"Kipf","year":"2016","journal-title":"arXiv preprint arXiv:1609.02907"},{"key":"ref37","article-title":"Inductive representation learning on large graphs","volume":"30","author":"Hamilton","year":"2017","journal-title":"Advances in neural information processing systems"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/SMACD61181.2024.10745412"},{"key":"ref39","first-page":"1048550","article-title":"Graph attention networks","volume":"1050","author":"Velickovic","year":"2017","journal-title":"stat"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2015.2494218"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/3522738"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4020-8573-4"},{"key":"ref43","first-page":"295","article-title":"High dimensional bayesian optimisation and bandits via additive models","volume-title":"International conference on machine learning.","author":"Kandasamy"},{"key":"ref44","article-title":"Design of analog CMOS integrated circuits","author":"Razavi","year":"2005"},{"key":"ref45","volume-title":"Analog integrated circuit design.","author":"Carusone","year":"2011"},{"key":"ref46","article-title":"Designing analog chips","author":"Camenzind","year":"2005"},{"key":"ref47","volume-title":"CMOS analog circuit design.","author":"Allen","year":"2011"}],"event":{"name":"2026 31st Asia and South Pacific Design Automation Conference (ASP-DAC)","location":"Lantau, Hong Kong","start":{"date-parts":[[2026,1,19]]},"end":{"date-parts":[[2026,1,22]]}},"container-title":["2026 31st Asia and South Pacific Design Automation Conference (ASP-DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11420221\/11420229\/11420667.pdf?arnumber=11420667","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T05:21:53Z","timestamp":1773206513000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11420667\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,1,19]]},"references-count":47,"URL":"https:\/\/doi.org\/10.1109\/asp-dac66049.2026.11420667","relation":{},"subject":[],"published":{"date-parts":[[2026,1,19]]}}}