{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,12]],"date-time":"2026-03-12T13:03:58Z","timestamp":1773320638540,"version":"3.50.1"},"reference-count":77,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,1,19]],"date-time":"2026-01-19T00:00:00Z","timestamp":1768780800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,1,19]],"date-time":"2026-01-19T00:00:00Z","timestamp":1768780800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,1,19]]},"DOI":"10.1109\/asp-dac66049.2026.11420692","type":"proceedings-article","created":{"date-parts":[[2026,3,10]],"date-time":"2026-03-10T19:51:15Z","timestamp":1773172275000},"page":"439-446","source":"Crossref","is-referenced-by-count":0,"title":["LLM-Assisted Circuit Verification: A Comprehensive Survey"],"prefix":"10.1109","author":[{"given":"Hongduo","family":"Liu","sequence":"first","affiliation":[{"name":"The Chinese University of Hong Kong,Department of Computer Science and Engineering"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuntao","family":"Lu","sequence":"additional","affiliation":[{"name":"The Chinese University of Hong Kong,Department of Computer Science and Engineering"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mingjun","family":"Wang","sequence":"additional","affiliation":[{"name":"The Chinese University of Hong Kong,Department of Computer Science and Engineering"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xufeng","family":"Yao","sequence":"additional","affiliation":[{"name":"The Chinese University of Hong Kong,Department of Computer Science and Engineering"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bei","family":"Yu","sequence":"additional","affiliation":[{"name":"The Chinese University of Hong Kong,Department of Computer Science and Engineering"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3721133"},{"key":"ref2","first-page":"3237","article-title":"Fuzzing Hardware like Software","volume-title":"Proc. USENIX Security Symposium","author":"Trippel"},{"key":"ref3","first-page":"1","article-title":"Parallel GrP. Lia\u00f6bner Basis Rewriting and Memory Optimization for Efficient Multiplier Verification","volume-title":"Proc. DATE. IEEE","author":"Liu"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DAC63849.2025.11132837"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DAC56929.2023.10247734"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3723044"},{"key":"ref7","volume-title":"Statistical Analysis of Floating Point Flaw in the Pentium\u2122 Processor (1994)","volume":"30","author":"Sharangpani","year":"1994"},{"key":"ref8","article-title":"Intel\u2019s Alleged Security Flaw Could Cost Chipmaker a Lot of Money, Bernstein Says","author":"Kim"},{"key":"ref9","article-title":"GPT-4 Technical Report","author":"Achiam","year":"2023","journal-title":"arXiv preprint arXiv:2303.08774"},{"key":"ref10","article-title":"Deepseek-V3 Technical Report","author":"Liu","year":"2024","journal-title":"arXiv preprint arXiv:2412.19437"},{"key":"ref11","volume-title":"Claude","year":"2025"},{"key":"ref12","volume-title":"Gemini","year":"2025"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.48550\/ARXIV.1706.03762"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/tcad.2024.3483089"},{"key":"ref15","first-page":"40145","article-title":"BetterV: Controlled Verilog Generation with Discriminative Guidance","volume-title":"Proc. ICML","author":"Pei"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3747291"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3676536.3676775"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2024.3383347"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3649329.3657361"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/tcad.2026.3652945"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1609\/aaai.v39i22.34479"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/3676536.3676730"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/3658617.3697756"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/LAD62341.2024.10691801"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/3676536.3676801"},{"key":"ref26","article-title":"DiLA: Enhancing LLM Tool Learning with Differential Logic Layer","author":"Zhang","year":"2024","journal-title":"arXiv preprint arXiv:2402.11903"},{"key":"ref27","article-title":"2024 Wilson Research Group IC\/ASIC Functional Verification Trend Report","year":"2024","journal-title":"Siemens Digital Industries Software"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.3390\/electronics14010120"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1016\/j.jer.2024.08.001"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/3715324"},{"key":"ref31","article-title":"A Survey of Circuit Foundation Models: Foundation AI Models for VLSI Circuit Design and EDA","author":"Fang","year":"2025","journal-title":"arXiv preprint arXiv:2504.03711"},{"key":"ref32","article-title":"LLM4EDA: Emerging Progress in Large Language Models for Electronic Design Automation","author":"Zhong","year":"2023","journal-title":"arXiv preprint arXiv:2401.12224"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/3661308"},{"key":"ref34","article-title":"Towards Improving Verification Productivity with Circuit-Aware Translation of Natural Language to SystemVerilog Assertions","volume-title":"Proc. DAV","author":"Sun"},{"key":"ref35","article-title":"Using LLMs to Facilitate Formal Verification of RTL","author":"Orenes-Vera","year":"2023","journal-title":"arXiv preprint arXiv:2309.09437"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI61997.2024.00130"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ITCIndia62949.2024.10651860"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/MLCAD65511.2025.11189208"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ICLAD65226.2025.00009"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/MLCAD65511.2025.11189143"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/MLCAD65511.2025.11189178"},{"key":"ref42","article-title":"ChipNeMo: DomainAdapted LLMs for Chip Design","volume-title":"arXiv preprint arXiv:2311.00176","author":"Liu"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/vts60656.2024.10538589"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.3850\/9783981537079_0334"},{"key":"ref45","first-page":"69","article-title":"e-GRIDS: Computationally Efficient Gramatical Inference from Positive Examples","volume":"7","author":"Petasis","year":"2004","journal-title":"Grammars"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586118"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/MLCAD62225.2024.10740250"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD66269.2025.11240679"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.23919\/DATE64628.2025.10992873"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM62733.2025.00048"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1145\/3649329.3657353"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1145\/3716368.3735198"},{"key":"ref53","article-title":"FVDebug: An LLM-Driven Debugging Assistant for Automated Root Cause Analysis of Formal Verification Failures","author":"Bai","year":"2025","journal-title":"arXiv preprint arXiv:2510.15906"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1145\/3735638"},{"key":"ref55","first-page":"1","article-title":"Location Is Key: Leveraging Large Language Model for Functional Bug Localization in Verilog","volume-title":"Proc. DAC","author":"Yao"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/DAC63849.2025.11133191"},{"key":"ref57","article-title":"AIVRIL: AIDriven RTL Generation with Verification In-the-Loop","author":"Sami","year":"2024","journal-title":"arXiv preprint arXiv:2409.11411"},{"key":"ref58","article-title":"ISAAC: Intelligent, Scalable, Agile, and Accelerated CPU Verification via LLM-Aided FPGA Parallelism","author":"Sun","year":"2025","journal-title":"arXiv preprint arXiv:2510.10225"},{"key":"ref59","article-title":"Saarthi: The First AI Formal Verification Engineer","volume-title":"Proc. DVCON","author":"Kumar"},{"key":"ref60","article-title":"SV-LLM: An Agentic Approach for SoC Security Verification Using Large Language Models","author":"Saha","year":"2025","journal-title":"arXiv preprint arXiv:2506.20415"},{"key":"ref61","article-title":"Insights from Verification: Training a Verilog Generation LLM with Reinforcement Learning with Testbench Feedback","author":"Wang","year":"2025","journal-title":"arXiv preprint arXiv:2504.15804"},{"key":"ref62","article-title":"VeriReason: Reinforcement Learning with Testbench Feedback for Reasoning-Enhanced Verilog Generation","author":"Wang","year":"2025","journal-title":"arXiv preprint arXiv:2505.11849"},{"key":"ref63","article-title":"CraftRTL: High-Quality Synthetic Data Generation for Verilog Code Models with Correct-byConstruction Non-Textual Representations and Targeted Code Repair","volume-title":"Proc. ICLR","author":"Liu"},{"key":"ref64","article-title":"UVLLM: An Automated Universal RTL Verification Framework Using LLMs","volume-title":"Proc. DAC","author":"Hu"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1145\/3649329.3658493"},{"key":"ref66","first-page":"335","article-title":"SoCureLLM: An LLM-Driven Approach for Large-Scale System-onChip Security Verification and Policy Generation","volume-title":"Proc. HOST. IEEE","author":"Tarek"},{"key":"ref67","first-page":"62630","article-title":"Guiding Large Language Models via Directional Stimulus Prompting","volume-title":"Proc. NIPS","volume":"36","author":"Li"},{"key":"ref68","article-title":"Promptagent: Strategic planning with language models enables expert-level prompt optimization","volume-title":"Proc. ICLR","author":"Wang"},{"key":"ref69","doi-asserted-by":"publisher","DOI":"10.18653\/v1\/2025.findings-emnlp.479"},{"key":"ref70","article-title":"Gepa: Reflective prompt evolution can outperform reinforcement learning","author":"Agrawal","year":"2025","journal-title":"arXiv preprint arXiv:2507.19457"},{"key":"ref71","article-title":"Proof2Silicon: Prompt Repair for Verified Code and Hardware Generation via Reinforcement Learning","author":"Jha","year":"2025","journal-title":"arXiv preprint arXiv:2509.06239"},{"key":"ref72","article-title":"Proximal Policy Optimization Algorithms","author":"Schulman","year":"2017","journal-title":"arXiv preprint arXiv:1707.06347"},{"key":"ref73","first-page":"53728","article-title":"Direct Preference Optimization: Your Language Model Is Secretly a Reward Model","volume-title":"Proc. NIPS","volume":"36","author":"Rafailov"},{"key":"ref74","article-title":"DeepSeekMath: Pushing the Limits of Mathematical Reasoning in Open Language Models","author":"Shao","year":"2024","journal-title":"arXiv preprint arXiv:2402.03300"},{"key":"ref75","doi-asserted-by":"publisher","DOI":"10.3233\/FAIA251160"},{"key":"ref76","article-title":"Mirix: Multi-Agent Memory System for LLMBased Agents","author":"Wang","year":"2025","journal-title":"arXiv preprint arXiv:2507.07957"},{"key":"ref77","article-title":"Memory-R1: Enhancing Large Language Model Agents to Manage and Utilize Memories via Reinforcement Learning","author":"Yan","year":"2025","journal-title":"arXiv preprint arXiv:2508.19828"}],"event":{"name":"2026 31st Asia and South Pacific Design Automation Conference (ASP-DAC)","location":"Lantau, Hong Kong","start":{"date-parts":[[2026,1,19]]},"end":{"date-parts":[[2026,1,22]]}},"container-title":["2026 31st Asia and South Pacific Design Automation Conference (ASP-DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11420221\/11420229\/11420692.pdf?arnumber=11420692","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T19:36:08Z","timestamp":1773257768000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11420692\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,1,19]]},"references-count":77,"URL":"https:\/\/doi.org\/10.1109\/asp-dac66049.2026.11420692","relation":{},"subject":[],"published":{"date-parts":[[2026,1,19]]}}}