{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,12]],"date-time":"2026-03-12T13:03:31Z","timestamp":1773320611565,"version":"3.50.1"},"reference-count":23,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,1,19]],"date-time":"2026-01-19T00:00:00Z","timestamp":1768780800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,1,19]],"date-time":"2026-01-19T00:00:00Z","timestamp":1768780800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,1,19]]},"DOI":"10.1109\/asp-dac66049.2026.11420730","type":"proceedings-article","created":{"date-parts":[[2026,3,10]],"date-time":"2026-03-10T19:51:15Z","timestamp":1773172275000},"page":"348-354","source":"Crossref","is-referenced-by-count":0,"title":["Scalarium: A Unified Scala-based Co-Simulation Framework for Agile Chip Development"],"prefix":"10.1109","author":[{"given":"Yuefeng","family":"Zhang","sequence":"first","affiliation":[{"name":"ShanghaiTech University,School of Information Science and Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cheng","family":"Zhang","sequence":"additional","affiliation":[{"name":"ShanghaiTech University,School of Information Science and Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wenkai","family":"Zhou","sequence":"additional","affiliation":[{"name":"ShanghaiTech University,School of Information Science and Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Binzhe","family":"Yuan","sequence":"additional","affiliation":[{"name":"ShanghaiTech University,School of Information Science and Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Junsheng","family":"Chen","sequence":"additional","affiliation":[{"name":"ShanghaiTech University,School of Information Science and Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiangyu","family":"Zhang","sequence":"additional","affiliation":[{"name":"ShanghaiTech University,School of Information Science and Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hao","family":"Geng","sequence":"additional","affiliation":[{"name":"ShanghaiTech University,School of Information Science and Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xin","family":"Lou","sequence":"additional","affiliation":[{"name":"ShanghaiTech University,School of Information Science and Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3620666.3651346"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1754386.1754387"},{"key":"ref3","volume-title":"SpinalHDL","author":"Papon","year":"2016"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228584"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ASID63618.2024.10839653"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISEDA59274.2023.10218695"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2024.3461330"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-12638-3_1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2917698"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISEDA62518.2024.10618013"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00014"},{"key":"ref12","first-page":"463","article-title":"RAMP gold: An FPGA-based architecture simulator for multiprocessors","volume-title":"Design Automation Conference","author":"Tan"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3543622.3573187"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TENCON.2009.5395829"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.23919\/DATE56975.2023.10137221"},{"key":"ref16","volume-title":"Verilator","author":"Snyder","year":"2008"},{"key":"ref17","volume-title":"Co-simulation of HDL using Python and MATLAB over TCL TCP\/IP socket in Xilinx Vivado and Modelsim tools","author":"Butkowski","year":"2019"},{"key":"ref18","volume-title":"Easy and structured approach for software and firmware co-simulation for bus centric designs","author":"Kruszewski","year":"2021"},{"key":"ref19","article-title":"PyCoRAM: Yet another implementation of CoRAM memory architecture for modern FPGA-based computing","volume-title":"Intersections of Computer Architecture and Reconfigurable Logic (CARL)","author":"Takamaeda-Yamazaki"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/NorCAS53631.2021.9599869"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ETS54262.2022.9810421"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/3528223.3530127"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/3503250"}],"event":{"name":"2026 31st Asia and South Pacific Design Automation Conference (ASP-DAC)","location":"Lantau, Hong Kong","start":{"date-parts":[[2026,1,19]]},"end":{"date-parts":[[2026,1,22]]}},"container-title":["2026 31st Asia and South Pacific Design Automation Conference (ASP-DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11420221\/11420229\/11420730.pdf?arnumber=11420730","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T19:35:52Z","timestamp":1773257752000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11420730\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,1,19]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/asp-dac66049.2026.11420730","relation":{},"subject":[],"published":{"date-parts":[[2026,1,19]]}}}