{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T21:48:40Z","timestamp":1773265720598,"version":"3.50.1"},"reference-count":26,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,1,19]],"date-time":"2026-01-19T00:00:00Z","timestamp":1768780800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,1,19]],"date-time":"2026-01-19T00:00:00Z","timestamp":1768780800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,1,19]]},"DOI":"10.1109\/asp-dac66049.2026.11420825","type":"proceedings-article","created":{"date-parts":[[2026,3,10]],"date-time":"2026-03-10T19:51:15Z","timestamp":1773172275000},"page":"1063-1069","source":"Crossref","is-referenced-by-count":0,"title":["Timing-Aware Optimization of Die-Level Routing and TDM Assignment for Multi-FPGA Systems"],"prefix":"10.1109","author":[{"given":"Yijun","family":"Chen","sequence":"first","affiliation":[{"name":"Beijing University of Posts and Telecommunications,Beijing,China,100876"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Haoyuan","family":"Li","sequence":"additional","affiliation":[{"name":"BNRist, Tsinghua Univ.,Dept. Computer Science & Tech.,Beijing,China,100084"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chunyan","family":"Pei","sequence":"additional","affiliation":[{"name":"BNRist, Tsinghua Univ.,Dept. Computer Science & Tech.,Beijing,China,100084"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jianwang","family":"Zhai","sequence":"additional","affiliation":[{"name":"Beijing University of Posts and Telecommunications,Beijing,China,100876"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kang","family":"Zhao","sequence":"additional","affiliation":[{"name":"Beijing University of Posts and Telecommunications,Beijing,China,100876"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wenjian","family":"Yu","sequence":"additional","affiliation":[{"name":"BNRist, Tsinghua Univ.,Dept. Computer Science & Tech.,Beijing,China,100084"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240847"},{"key":"ref2","volume-title":"Prodigy s8-100 logic system-vp.1902 prototyping","year":"2025"},{"key":"ref3","article-title":"Super long line (sll) routes - vivado design methodology guide (ug949)","year":"2022"},{"key":"ref4","volume-title":"Vivado design suite user guide: Vivado properties (ug912)","year":"2022"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2023.3340554"},{"key":"ref6","volume-title":"Xilinx architecture overview - rapidwright documentation","year":"2022"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/s10617-014-9155-4"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/43.640619"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/92.820759"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/s10617-018-9207-2"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942051"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218569"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643558"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218667"},{"key":"ref15","first-page":"176","article-title":"Multi-FPGA co-optimization: Hybrid routing and competitive-based time division multiplexing assignment","volume-title":"2021 26th Asia and South Pacific Design Automation Conference (ASP-DAC)","author":"Zheng"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1093\/ietfec\/e91-a.12.3539"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/fpl.2009.5272309"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3377551"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISEDA62518.2024.10617705"},{"key":"ref20","volume-title":"Design of FPGA die-level system-routing algorithms. [EB\/OL]","year":"2023"},{"key":"ref21","volume-title":"Opensta: Open source static timing analyzer","year":"2024"},{"key":"ref22","volume-title":"What is static timing analysis (sta)?","year":"2024"},{"key":"ref23","volume-title":"Static timing analysis (sta) - basic timing concepts","year":"2011"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD57390.2023.10323975"},{"key":"ref25","volume-title":"Clock domain crossing"},{"key":"ref26","article-title":"2023 China Postgraduate IC Innovation Competition","year":"2023","journal-title":"EDA Elite Challenge Contest"}],"event":{"name":"2026 31st Asia and South Pacific Design Automation Conference (ASP-DAC)","location":"Lantau, Hong Kong","start":{"date-parts":[[2026,1,19]]},"end":{"date-parts":[[2026,1,22]]}},"container-title":["2026 31st Asia and South Pacific Design Automation Conference (ASP-DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11420221\/11420229\/11420825.pdf?arnumber=11420825","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T05:42:18Z","timestamp":1773207738000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11420825\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,1,19]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/asp-dac66049.2026.11420825","relation":{},"subject":[],"published":{"date-parts":[[2026,1,19]]}}}