{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T10:02:55Z","timestamp":1742378575257},"reference-count":24,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/aspdac.2006.1594641","type":"proceedings-article","created":{"date-parts":[[2006,3,22]],"date-time":"2006-03-22T17:38:08Z","timestamp":1143049088000},"page":"30-35","source":"Crossref","is-referenced-by-count":14,"title":["Constraint-driven bus matrix synthesis for MPSoC"],"prefix":"10.1109","author":[{"given":"S.","family":"Pasricha","sequence":"first","affiliation":[]},{"family":"Nikil Dutt","sequence":"additional","affiliation":[]},{"given":"M.","family":"Ben-Romdhane","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1145\/1016720.1016778"},{"key":"22","first-page":"113","article-title":"Extending the transaction level modeling approach for fast communication architecture exploration","author":"pasricha","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253825"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2000.896509"},{"year":"0","key":"18"},{"key":"24","article-title":"Transaction level modeling of SoC with systemC 2.0","author":"pasricha","year":"2002","journal-title":"Synopsys User Group Conference (SNUG 2002)"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2004.1347957"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2005.22"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2005.1466213"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065727"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268966"},{"key":"12","doi-asserted-by":"crossref","DOI":"10.1145\/298865.298866","article-title":"Bus-based communication synthesis on system level","author":"gasteier","year":"1999","journal-title":"ACM TODAES"},{"journal-title":"ARM AMBA AXI Specification","year":"0","key":"21"},{"journal-title":"Reference Guide","article-title":"STbus communication system: Concepts and definitions","year":"2003","key":"3"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.891376"},{"journal-title":"IBM On-chip CoreConnect Bus Architecture","year":"0","key":"2"},{"journal-title":"ARM AMBA Specification (rev2 0)","year":"2001","key":"1"},{"key":"10","article-title":"A comparison of five different multiprocessor SoC bus architectures","author":"ryu","year":"0","journal-title":"DSS 2001"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2002.993072"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2004.1261037"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"journal-title":"Sonics Integration Architecture Sonics Inc","year":"0","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2003.1206307"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.50"}],"event":{"name":"Asia and South Pacific Conference on Design Automation, 2006.","location":"Yokohama, Japan"},"container-title":["Asia and South Pacific Conference on Design Automation, 2006."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10626\/33561\/01594641.pdf?arnumber=1594641","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,17]],"date-time":"2017-06-17T04:00:19Z","timestamp":1497672019000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1594641\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2006.1594641","relation":{},"subject":[]}}