{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,9]],"date-time":"2026-03-09T17:41:50Z","timestamp":1773078110897,"version":"3.50.1"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/aspdac.2006.1594644","type":"proceedings-article","created":{"date-parts":[[2006,3,22]],"date-time":"2006-03-22T12:38:08Z","timestamp":1143031088000},"page":"48-53","source":"Crossref","is-referenced-by-count":3,"title":["Co-synthesis of a configurable soc platform based on a network on chip architecture"],"prefix":"10.1109","author":[{"given":"M.P.","family":"Vestias","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H.C.","family":"Neto","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"13","doi-asserted-by":"crossref","first-page":"671","DOI":"10.1126\/science.220.4598.671","article-title":"Optimization by simulated annealing","volume":"220","author":"kirkpatrick","year":"1983","journal-title":"Science"},{"key":"11","article-title":"Algorithms and tools for NoC based system design","author":"lei","year":"2003","journal-title":"Proc SBCCI"},{"key":"12","first-page":"170","article-title":"Power-aware communication optimization for networks-on-chips with a voltage scalable links","author":"shin","year":"2004","journal-title":"Proc CODES+ISSS"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2001.910903"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1007\/978-94-011-4698-2_10"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/343647.343812"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2004.03.003"},{"key":"6","first-page":"795","article-title":"Interconnection networks enable fine-grain dyanmic multi-tasking on FPGAs","author":"marescaux","year":"2002","journal-title":"Field-Programmable Logic and Applications"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"4","article-title":"Network on chip: An architecture for billion transistor era","author":"hemani","year":"2000","journal-title":"Proceedings of the IEEE NorChip Conference"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/EURMIC.1999.794441"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/288548.288561"}],"event":{"name":"Asia and South Pacific Conference on Design Automation, 2006.","location":"Yokohama, Japan"},"container-title":["Asia and South Pacific Conference on Design Automation, 2006."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10626\/33561\/01594644.pdf?arnumber=1594644","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,17]],"date-time":"2017-06-17T00:00:19Z","timestamp":1497657619000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1594644\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2006.1594644","relation":{},"subject":[]}}