{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T20:13:47Z","timestamp":1771704827258,"version":"3.50.1"},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/aspdac.2006.1594646","type":"proceedings-article","created":{"date-parts":[[2006,3,22]],"date-time":"2006-03-22T17:38:08Z","timestamp":1143049088000},"page":"61-66","source":"Crossref","is-referenced-by-count":4,"title":["Robust analytical gate delay modeling for low voltage circuits"],"prefix":"10.1109","author":[{"given":"A.","family":"Ramalingam","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.V.","family":"Kodakara","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Devgan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.Z.","family":"Pan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2000.852648"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1063\/1.1697872"},{"key":"18","author":"oppenheim","year":"1996","journal-title":"Signals and Systems"},{"key":"15","author":"hodges","year":"2003","journal-title":"Analysis and Design of Digital Integrated Circuits in Deep Submicron Technology"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/43.559334"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/16.75219"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.825861"},{"key":"11","author":"taur","year":"1998","journal-title":"Fundamentals of Modern VLSI Devices"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/JRPROC.1952.273964"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1983.1270037"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/43.920682"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/4.52187"},{"key":"10","doi-asserted-by":"crossref","first-page":"382","DOI":"10.1145\/775832.775932","article-title":"Delay and slew metrics using the lognormal distribution","author":"alpert","year":"2003","journal-title":"Proc of Design Automation Conf"},{"key":"7","first-page":"463","article-title":"PRIMO: probability interpretation of moments for delay calculation","author":"kay","year":"1998","journal-title":"Proceedings 1998 Design and Automation Conference 35th DAC (Cat No 98CH36175) DAC"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/43.664231"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1996.545648"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/43.45867"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2002.1167597"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/288548.288555"}],"event":{"name":"Asia and South Pacific Conference on Design Automation, 2006.","location":"Yokohama, Japan"},"container-title":["Asia and South Pacific Conference on Design Automation, 2006."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10626\/33561\/01594646.pdf?arnumber=1594646","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,7,25]],"date-time":"2021-07-25T03:30:28Z","timestamp":1627183828000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1594646\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2006.1594646","relation":{},"subject":[]}}