{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:59:04Z","timestamp":1759147144986},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/aspdac.2006.1594676","type":"proceedings-article","created":{"date-parts":[[2006,3,22]],"date-time":"2006-03-22T12:38:08Z","timestamp":1143031088000},"page":"164-169","source":"Crossref","is-referenced-by-count":27,"title":["The design and implementation of a low-latency on-chip network"],"prefix":"10.1109","author":[{"given":"R.","family":"Mullins","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"West","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Moore","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2004.1362432"},{"journal-title":"International Technology Roadmap for Semiconductors","year":"2004","key":"13"},{"key":"14","doi-asserted-by":"crossref","DOI":"10.1145\/1028176.1006733","article-title":"Evaluation of the raw microprocessor: An exposed-wire-delay architecture for ILP and streams","author":"taylor","year":"2004","journal-title":"The 32nd Annual International Symposium on Computer Architecture (ISCA)"},{"key":"11","doi-asserted-by":"crossref","DOI":"10.1145\/1028176.1006717","article-title":"Low-latency virtual-channel routers for on-chip networks","author":"mullins","year":"2004","journal-title":"Proc 21st Ann Int l Symp Computer Architecture (ISCA)"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903268"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2002.1044296"},{"key":"1","first-page":"248","article-title":"Clock rate versus IPC: the end of the road for conventional microarchitectures","author":"agarwal","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"10","first-page":"161","article-title":"Smart Memories: a modular reconfigurable architecture","author":"mai","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"journal-title":"On-Chip Wires Scaling and Efficiency","year":"2003","author":"ho","key":"7"},{"key":"6","article-title":"Scalable pipelined interconnect for distributed endpoint routing: The SGI SPIDER Chip","author":"galles","year":"1996","journal-title":"Proc Hot Interconnects I Symp"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2005.29"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.99"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310763"},{"key":"8","article-title":"XpipesCompiler: A tool for instantiating application specific Networks on Chip","author":"jalabert","year":"2004","journal-title":"Design Automation and Test in Europe (DATE)"}],"event":{"name":"Asia and South Pacific Conference on Design Automation, 2006.","location":"Yokohama, Japan"},"container-title":["Asia and South Pacific Conference on Design Automation, 2006."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10626\/33561\/01594676.pdf?arnumber=1594676","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,17]],"date-time":"2017-06-17T00:00:20Z","timestamp":1497657620000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1594676\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2006.1594676","relation":{},"subject":[]}}