{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T21:29:27Z","timestamp":1762032567565},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/aspdac.2006.1594681","type":"proceedings-article","created":{"date-parts":[[2006,3,22]],"date-time":"2006-03-22T17:38:08Z","timestamp":1143049088000},"page":"195-200","source":"Crossref","is-referenced-by-count":3,"title":["Fastplace 2.0: an efficient analytical placer for mixed-mode designs"],"prefix":"10.1109","author":[{"given":"N.","family":"Viswanathan","sequence":"first","affiliation":[]},{"family":"Min Pan","sequence":"additional","affiliation":[]},{"given":"C.","family":"Chu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","first-page":"271","article-title":"MMP: A novel placement algorithm for combined macro block and standard cell layout design","author":"yu","year":"2000","journal-title":"Proc Asia and South Pacific Design Automation Conf"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382642"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1145\/1055137.1055178"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.846365"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.59"},{"key":"13","first-page":"48","article-title":"An efficient and effective detailed placement algorithm","author":"pan","year":"2005","journal-title":"Proc IEEE\/ACM Intl Conf on Computer-Aided Design"},{"journal-title":"ISPD04 IBM Standard Cell Benchmarks with Pads","year":"0","author":"viswanathan","key":"14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/981066.981084"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/43.552084"},{"journal-title":"ISPD02 IBM-MS Mixed-Size Placement Benchmarks","year":"0","author":"adya","key":"3"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382639"},{"year":"0","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382641"},{"key":"7","first-page":"325","article-title":"Multi-level placement for large-scale mixed-size IC designs","author":"chang","year":"2003","journal-title":"Proc Asia and South Pacific Design Automation Conf"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065733"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/1044111.1044116"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/505388.505392"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TCS.1981.1084903"},{"key":"8","doi-asserted-by":"crossref","first-page":"269","DOI":"10.1145\/277044.277119","article-title":"Generic global placement and floorplanning","author":"eisenmann","year":"1998","journal-title":"Proceedings 1998 Design and Automation Conference 35th DAC (Cat No 98CH36175) DAC"}],"event":{"name":"Asia and South Pacific Conference on Design Automation, 2006.","location":"Yokohama, Japan"},"container-title":["Asia and South Pacific Conference on Design Automation, 2006."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10626\/33561\/01594681.pdf?arnumber=1594681","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,17]],"date-time":"2017-06-17T04:00:20Z","timestamp":1497672020000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1594681\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2006.1594681","relation":{},"subject":[]}}