{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T10:42:04Z","timestamp":1725532924537},"reference-count":26,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/aspdac.2006.1594684","type":"proceedings-article","created":{"date-parts":[[2006,3,22]],"date-time":"2006-03-22T12:38:08Z","timestamp":1143031088000},"page":"213-218","source":"Crossref","is-referenced-by-count":3,"title":["Simultaneous block and I\/O buffer floorplanning for flip-chip design"],"prefix":"10.1109","author":[{"family":"Chih-Yang Peng","sequence":"first","affiliation":[]},{"family":"Wen-Chang Chao","sequence":"additional","affiliation":[]},{"family":"Yao-Wen Chang","sequence":"additional","affiliation":[]},{"family":"Jyh-Herng Wang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","first-page":"245","article-title":"I\/O buffer placement methodology for ASICs","author":"kozhaya","year":"2001","journal-title":"Proc IEEE Int Conf Electronics Circuits and Systems"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1145\/981066.981084"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/43.67789"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1464978"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1145\/981066.981071"},{"year":"0","author":"placer","key":"13"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1999.781324"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/MCMC.1993.302135"},{"key":"12","doi-asserted-by":"crossref","first-page":"269","DOI":"10.1145\/277044.277119","article-title":"Generic global placement and floorplanning","author":"eisenmann","year":"1998","journal-title":"Proceedings 1998 Design and Automation Conference 35th DAC (Cat No 98CH36175) DAC"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379062"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1145\/775832.776037"},{"journal-title":"mGP Multilevel Global Placement","year":"0","key":"22"},{"journal-title":"Parquet Fixed-Outline Floorplanner","year":"0","key":"23"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.846365"},{"key":"25","first-page":"260","article-title":"Dragon2000: Standard-cell placement tool for large industry circuits","author":"wang","year":"2000","journal-title":"Proc of IEEE\/ACM Int Conf on Computer-Aided Design"},{"key":"26","doi-asserted-by":"crossref","first-page":"572","DOI":"10.1109\/ICCD.2004.1347980","article-title":"ACG-Adjacent constraint graph for general floorplans","author":"zhou","year":"2004","journal-title":"Proc of IEEE Int Conf on Computer Design"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2000.852632"},{"key":"2","first-page":"307","article-title":"Practical cut: Improved recursive bisection placement","author":"agnihotri","year":"2003","journal-title":"Proc of IEEE\/ACM Int Conf on Computer-Aided Design"},{"key":"10","first-page":"78","article-title":"An area-optimality study of flooprlanning","author":"con","year":"2004","journal-title":"Proc of ACM International Symposium on Physical Design"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159705"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/1055137.1055177"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/1055137.1055164"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337549"},{"year":"0","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337541"},{"key":"8","first-page":"325","article-title":"Multilevel placement for large-scale mixed-size IC designs","author":"chang","year":"2003","journal-title":"Proc Asia South Pacific Design Automat Conf"}],"event":{"name":"Asia and South Pacific Conference on Design Automation, 2006.","location":"Yokohama, Japan"},"container-title":["Asia and South Pacific Conference on Design Automation, 2006."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10626\/33561\/01594684.pdf?arnumber=1594684","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,4,17]],"date-time":"2019-04-17T09:31:16Z","timestamp":1555493476000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1594684\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2006.1594684","relation":{},"subject":[]}}