{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T10:52:10Z","timestamp":1730199130791,"version":"3.28.0"},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/aspdac.2006.1594741","type":"proceedings-article","created":{"date-parts":[[2006,3,22]],"date-time":"2006-03-22T17:38:08Z","timestamp":1143049088000},"page":"541-546","source":"Crossref","is-referenced-by-count":0,"title":["Single-chip multi-processor integrating quadruple 8-way vliw processors with interface timing analysis considering power supply noise"],"prefix":"10.1109","author":[{"given":"S.","family":"Imai","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Inoue","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Matsumura","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.","family":"Kawasaki","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Suga","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","first-page":"608","article-title":"LSI noise model for power integrity analysis","volume":"55","author":"sato","year":"2004","journal-title":"Fujitsu"},{"key":"2","first-page":"7","article-title":"Single-chip multi-processor integrating quadruple processors on 90nm CMOS process","volume":"105","author":"kawasaki","year":"2005","journal-title":"IEICE technical report"},{"key":"1","first-page":"43","article-title":"Analysis of the effects of simultaneous switching noise on system interface timing between LSIs","author":"matsumura","year":"2005","journal-title":"Collected Papers of the 18th Workshop on Circuits and Systems in Karuizawa"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1049\/cp:19960840"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1493935"},{"key":"5","first-page":"374","article-title":"An 8-way VLIW embedded multimedia processor build in 7-layer metal 0.11?m CMOS technology","author":"okano","year":"2002","journal-title":"ISSCC Dig Tech Papers"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/40.865863"}],"event":{"name":"Asia and South Pacific Conference on Design Automation, 2006.","location":"Yokohama, Japan"},"container-title":["Asia and South Pacific Conference on Design Automation, 2006."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10626\/33561\/01594741.pdf?arnumber=1594741","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T18:43:31Z","timestamp":1489517011000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1594741\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2006.1594741","relation":{},"subject":[]}}