{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,17]],"date-time":"2026-04-17T16:49:57Z","timestamp":1776444597061,"version":"3.51.2"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/aspdac.2006.1594750","type":"proceedings-article","created":{"date-parts":[[2006,3,22]],"date-time":"2006-03-22T12:38:08Z","timestamp":1143031088000},"page":"594-599","source":"Crossref","is-referenced-by-count":2,"title":["An interface-circuit synthesis method with configurable processor core in IP-based SoC designs"],"prefix":"10.1109","author":[{"given":"S.","family":"Kohara","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"N.","family":"Tomono","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Uchida","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Y.","family":"Miyaoka","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"N.","family":"Togawa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Yanagisawa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.","family":"Ohtsuki","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"15","article-title":"Automatic protocol translation and template based interface synthesis for IP reuse in SoC","author":"hwang","year":"2004","journal-title":"Proc of APCC 2004"},{"key":"13","article-title":"A hardware\/software cosynthesis system for digital signal processor cores","volume":"e82 a","author":"togawa","year":"1999","journal-title":"IEICE Trans Fundamentals"},{"key":"14","first-page":"527","article-title":"A processor core synthesis system in IP-based SoC","author":"tomono","year":"2004","journal-title":"Proc 33rd ASP-DAC"},{"key":"11","year":"0"},{"key":"12","year":"0"},{"key":"3","year":"0"},{"key":"2","year":"0","journal-title":"CS6710 Motion Estimation Controller Accelerator Datasheet"},{"key":"1","year":"0","journal-title":"CS6400 Color Space Converter Datasheet"},{"key":"10","article-title":"Automated composition of hardware components","author":"smith","year":"1998","journal-title":"Proc 35th DAC"},{"key":"7","doi-asserted-by":"crossref","first-page":"8","DOI":"10.1145\/277044.277047","article-title":"Automatic synthesis of interfaces between incompatible protocols","author":"passerone","year":"1998","journal-title":"Proceedings 1998 Design and Automation Conference 35th DAC (Cat No 98CH36175) DAC"},{"key":"6","year":"0","journal-title":"Discrete Cosine Transform Rev 1 1 Datasheet"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2004.1260923"},{"key":"4","year":"0","journal-title":"CWL Component Wrapper Language"},{"key":"9","year":"0"},{"key":"8","first-page":"92","article-title":"Interface synthesis: Issues add approaches","author":"rajawat","year":"2000","journal-title":"Proc 13th International Conference on VLSI Design"}],"event":{"name":"Asia and South Pacific Conference on Design Automation, 2006.","location":"Yokohama, Japan"},"container-title":["Asia and South Pacific Conference on Design Automation, 2006."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10626\/33561\/01594750.pdf?arnumber=1594750","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,17]],"date-time":"2017-06-17T00:00:21Z","timestamp":1497657621000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1594750\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2006.1594750","relation":{},"subject":[]}}