{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,22]],"date-time":"2025-05-22T06:05:24Z","timestamp":1747893924459,"version":"3.28.0"},"reference-count":34,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/aspdac.2006.1594753","type":"proceedings-article","created":{"date-parts":[[2006,3,22]],"date-time":"2006-03-22T17:38:08Z","timestamp":1143049088000},"page":"612-617","source":"Crossref","is-referenced-by-count":7,"title":["A novel instruction scratchpad memory optimization method based on concomitance metric"],"prefix":"10.1109","author":[{"given":"A.","family":"Janapsatya","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Ignjatovic","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Parameswaran","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1145\/1016720.1016748"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1145\/605459.605462"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775869"},{"journal-title":"Embedded DRAM SA-27E","year":"2002","key":"33"},{"key":"15","article-title":"Sequentializing program dependence graphs for irreducible programs","volume":"msr tr 93 14","author":"steensgaard","year":"1993","journal-title":"Technical Report"},{"key":"34","article-title":"MediaBench: A tool for evaluating multimedia and communications systems","volume":"30","author":"lee","year":"1997","journal-title":"IEEE Micro"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1145\/330249.330254"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/262004.262005"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/236114.236115"},{"key":"11","article-title":"Hardware\/software managed scratchpad memory for embedded system","author":"janapsatya","year":"2004","journal-title":"ICCAD"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/349299.349330"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2001.968728"},{"key":"20","doi-asserted-by":"crossref","first-page":"7","DOI":"10.1145\/500001.500004","article-title":"exploiting scratch-pad memory using presburger formulas","author":"kandemir","year":"2001","journal-title":"International Symposium on System Synthesis (IEEE Cat No 01EX526) ISSS-01"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1991.1021619"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1145\/70082.68200"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1145\/113446.113452"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/ISSS.1996.565886"},{"key":"26","article-title":"A data alignment technique for improving cache performance","author":"panda","year":"1997","journal-title":"ICCD"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/EDTC.1996.494132"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1016\/S0950-5849(02)00107-6"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1145\/268806.268810"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/581888.581891"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/CODES.2002.1003604"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/581199.581247"},{"key":"1","first-page":"1703","article-title":"A 160MHz, 32b, 0.5W CMOS RISC microprocessor","volume":"31","author":"montanaro","year":"1996","journal-title":"JSSC"},{"journal-title":"Dinero IV Trace-Driven Uniprocessor Cache Simulator","year":"0","author":"edler","key":"30"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/951746.951751"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012701"},{"key":"32","article-title":"Cacti 3.0: An integrated cache timing, power, and area model","volume":"2001","author":"shivakumar","year":"2001","journal-title":"Technical Report"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2001.156226"},{"key":"31","first-page":"83","article-title":"Wattch: a framework for architectural-level power analysis and optimizations","author":"brooks","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/EDTC.1997.582323"},{"key":"9","article-title":"Assigning program and data objects to scratchpad for energy reduction","author":"steinke","year":"2002","journal-title":"DATE"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/951746.951747"}],"event":{"name":"Asia and South Pacific Conference on Design Automation, 2006.","location":"Yokohama, Japan"},"container-title":["Asia and South Pacific Conference on Design Automation, 2006."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10626\/33561\/01594753.pdf?arnumber=1594753","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,17]],"date-time":"2017-06-17T04:00:21Z","timestamp":1497672021000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1594753\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":34,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2006.1594753","relation":{},"subject":[]}}